



INSTRUCTIONS MANUAL

LTDVE8CH-20

Strobe controller 8 CH – Firmware version 1.20





INDEX

1. Disciaimer	5
2. Safety notes	5
3. Product end-of-life handling	5
4. General description	6
4.1. Benefits of current control	
4.2. Operating mode	6
5. Getting started	6
6. Mechanical fixing	7
7. Heat dissipation	
7.1. Calculating generated heat per channel	
7.2. Reducing generated heat	
8. Connections	8
8.1. Layout of connectors	8
8.2. Power and logic supply	9
8.3. Light outputs	10
8.3.1. Light outputs 1 and 2	10
8.3.2. Light outputs 3 and 4	
8.3.3. Light outputs 5 and 6	
8.3.4. Light outputs 7 and 8	
8.4. Input/output synchronization	
8.4.1. Synchronization inputs	
8.4.2. Synchronization outputs	
8.4.3. Serial RS485 interface	
8.4.4. External temperature sensor	
8.5. Cable size and length	
9. Communication interfaces	
9.1. Serial RS485 interface	
9.2. Ethernet interface	
10. Visual indicators	
11. Functions of INIT button	19
12. Internal architecture	
12.1. Logic diagram	
12.2. Input filters	
12.3. Input multiplexers	
12.4. Pulse generator	
12.5. Output multiplexers	23



12.6. Output protection	23
12.7. Free running oscillator	25
13. Wiring diagrams	25
13.1. Wiring example #1: controller triggers camera	25
13.2. Wiring example #2: camera triggers controller	
14. Operation	
14.1. Operation with Modbus	
14.1.1. Comparison of Modbus/RTU, Modbus/TCP and Modbus/UDP	
14.1.2. Supported function codes	
14.1.3. Read Holding Registers (0x03)	
14.1.4. Write Single Register (0x06)	
14.1.5. Write Multiple Registers (0x10)	29
14.2. Register file	
14.2.1. Register DEVICE_TYPE	49
14.2.2. Register BOOT_VERSION	49
14.2.3. Register MCU_VERSION	49
14.2.4. Register FPGA_VERSION	49
14.2.5. Register BOARD_VERSION	49
14.2.6. Register OSC_PERIOD	49
14.2.7. Registers FILTER_SEL[0-7]	49
14.2.8. Registers INPUT_SEL[0-15]	50
14.2.9. Registers GEN_DELAY_BASE[0-15]	
14.2.10. Registers GEN_DELAY_COUNT[0-15]	
14.2.11. Registers GEN_WIDTH_BASE[0-15]	
14.2.12. Registers GEN_WIDTH_COUNT[0-15]	53
14.2.13. Registers OUTPUT_SEL_HI[0-15]	
14.2.14. Registers OUTPUT_SEL_LO[0-15]	
14.2.15. Registers PRT_CNT_ON[0-7]	
14.2.16. Registers PRT_ENA_ON[0-7]	
14.2.17. Registers PRT_CNT_OFF[0-7]	
14.2.18. Registers PRT_ENA_OFF[0-7]	
14.2.19. Registers CUR_RANGE[0-7]	
14.2.20. Registers CUR_VALUE[0-7]	
14.2.21. Register RS485_MODBUS_ADDR	
14.2.22. Register RS485_LINE_SPEED	
14.2.23. Register RS485_LINE_PARITY	
14.2.24. Registers ETH_MAC_ADDR[0-2]	
14.2.25. Registers ETH_HOSTNAME[0-7]	
14.2.26. Register ETH DHCP ENABLE	60



14.2.27	Register ETH_IP_ADDR_HI	60
14.2.28	Register ETH_IP_ADDR_LO	60
14.2.29	Register ETH_SUBNET_MASK_HI	60
14.2.30	Register ETH_SUBNET_MASK_LO	60
14.2.31	. Register ETH_DEF_GATEWAY_HI	60
14.2.32	Register ETH_DEF_GATEWAY_LO	61
14.2.33	Register ETH_PRI_DNS_HI	61
	. Register ETH_PRI_DNS_LO	
	Register ETH_SEC_DNS_HI	
14.2.36	Register ETH_SEC_DNS_LO	61
14.2.37	. Register ETH_MODBUS_ADDR	61
14.2.38	Register ETH_MODBUS_TCP_PORT	61
14.2.39	. Register ETH_MODBUS_UDP_PORT	62
14.2.40	. Registers WEB_PASSWORD[0-3]	62
14.2.41	. Register BOARD_TEMPERATURE[0-3]	62
14.2.42	Register REMOTE_TEMPERATURE	62
14.2.43	. Register SUPPLY_VOLTAGE	62
14.2.44	. Registers MEASURED_CURRENT[0-7]	63
14.2.45	Registers MEASURED_VOLTAGE[0-7]	63
14.2.46	Register ERROR_WORD	64
14.2.47	Registers GEN_HOLD_BASE[0-15]	64
14.2.48	Registers GEN_HOLD_COUNT[0-15]	65
14.2.49	Registers GEN_EDGE_SEL[0-15]	66
14.2.50	Registers POLARITY_SEL[0-7]	66
14.2.51	. Registers DRIVE_TIME[0-7]	67
14.2.52	Registers CUR_RED_DELAY[0-7]	67
14.2.53	Registers CUR_RED_VALUE[0-7]	68
14.2.54	. Register SOFTWARE_TRIGGER	68
14.2.55	Registers CAL_XXX	68
14.2.56	Registers CAL_UNLOCK_CODE[0-1]	69
14.2.57	. Register BOARD_COMMAND	69
14.3. Ope	ration with a web browser	69
14.3.1.	Main page and navigation menu	69
14.3.2.	Setup synch inputs TR1-TR8	72
14.3.3.	Setup pulse generators GN1-GN4	74
14.3.4.	Setup pulse generators GN5-GN8	76
14.3.5.	Setup pulse generators GN9-GN12	76
14.3.6.	Setup pulse generators GN13-GN16	76
14.3.7.	Setup light outputs LD1-LD4	76



78
78
80
80
82
84
84
87
88
90
90
99



1. Disclaimer

Always deploy and store Opto Engineering products in the prescribed conditions in order to ensure proper functioning. Failing to comply with the following conditions may shorten the product lifetime and/or result in malfunctioning, performance degradation or failure.

Ensure that incorrect functioning of this equipment cannot cause any dangerous situation or significant financial loss to occur. It is essential that the user ensures that the operation of the controller is suitable for their application. All trademarks mentioned herein belong to their respective owners.

Except as prohibited by law:

- All hardware, software and documentation are provided on an "as is" basis
- · Opto Engineering accepts no liability for consequential loss, of any kind

Upon receiving your Opto Engineering product, visually examine the product for any damage during shipping. If the product is damaged upon receipt, please notify Opto Engineering immediately.

2. Safety notes

Please read the following notes before using this controller. Contact your distributor or dealer for any doubts or further advice.

This device must not be used in an application where its failure could cause a hazard to human health or damage to other equipment. Keep in mind that if the device is used in a manner not foreseen by the manufacturer, the protection provided by its circuits and by its enclosure may be impaired.

This is a low voltage device. As such, the potential difference between any combination of applied signals must not exceed, at all times, the supply voltage. Higher voltages may cause a fault and can be dangerous to human health.

This device has limited protection against transients caused by inductive loads. If necessary, use external protection devices like fast diodes or, better, specific transient protectors.

The controller outputs pulses with high energy content. The user must be careful to connect the inputs and outputs correctly and to protect the output wiring and load from unintentional short-circuits. When the device is switched off, there is still energy stored in the internal capacitors for at least five minutes.

When operating the controller at the maximum ratings it can get very hot. The controller should be positioned where personnel cannot accidentally touch it and away from flammable materials. Never exceed the power ratings stated in the manual.

3. Product end-of-life handling

Observe the following guidelines when recycling this equipment or its components.

Production of this equipment required the extraction and use of natural resources. The equipment may contain substances that could be harmful to the environment or human health if improperly handled at the product's end of life. In order to avoid release of such substances into the environment and to reduce the use of natural resources, we encourage you to recycle this product in an appropriate system that will ensure that most of the materials are reused or recycled appropriately.



This symbol indicates that this product complies with the applicable European Union requirements according to the WEEE (Waste Electrical and Electronic Equipment) Directive 2012/19/EU



4. General description

Any machine vision application employs some kind of light controller. Light controllers are widely used to both optimize illumination intensity and obtain repeatable trigger sequencing between lights and vision cameras.

This controller is a compact unit that includes power supply conditioning, intensity control, timing generation and advanced triggering functions.

The controller can be set up using a PC with serial RS485 or Ethernet interfaces. Configurations are saved in non-volatile memory so that the controller will resume operation after a power cycle.

For older firmware versions, please contact us on www.opto-e.com to receive the corresponding manual.

4.1. Benefits of current control

Most LED manufacturers suggest their products to be driven using a constant current source, not a constant voltage source. This is because, using a constant voltage driving, small variations in temperature or voltage at the LEDs can cause a noticeable change in their brightness.

Brightness control with voltage is also very difficult because of the non-linearity of brightness with voltage. On the contrary, the brightness is approximately linear with current, so by driving the LEDs with a known current, intensity control is linear.

4.2. Operating mode

This strobe controller has eight independent, programmable, current-controlled light outputs. The eight light outputs can be used in pulsed or continuous mode.

In pulsed mode the light is switched on only when necessary. A digital input is used as a trigger source. When a rising or falling edge on the trigger signal is detected the output is pulsed for the programmed amount of time.

Using this technique, it is possible to obtain excellent steady images of moving objects. The camera can be set for an arbitrary long exposure time and the light turned on for a shorter time, just enough to freeze the motion. This helps to overcome the uncertainty issues usually related with integration start which, to some degree, afflict most commercial cameras.

The delay from the trigger to the output pulse, the width of the output pulse and the intensity of the output pulse are all independently configurable. The pulse delay can range from 0 μ s to 1 s. The pulse width can range from 1 μ s to 1 s.

In continuous mode the light is always switched on, independently from the trigger signal. Using this technique, the maximum current value for each channel has to be limited in order to prevent the overheating of the controller.

There are three current ranges. They are:

- Low current, up to 200 mA (with resolution of 1 mA)
- Mid current, up to 4 A (with resolution of 4 mA)
- High current, up to 20 A (with resolution of 20 mA)

The controller must be powered with a fixed supply voltage between 24 V and 48 V DC. This allows a large number of different lights to be efficiently driven.

For more information about current and power limitations refer to chapter 7.

5. Getting started

Carefully read the sections on Safety Notes and Heat Dissipation and check the product fits your



needs. Mount the controller using a DIN rail as described in the section on Mechanical fixing.

Connect the controller as in the section on <u>Connections</u>. When the controller powers up it should show the PWR LED lit with a stable green colour and the RUN LED lit with a flashing green colour.

Read the section on <u>Operation</u>. The controller can be configured by using both a serial RS485 interface and an Ethernet interface (see <u>chapter 9</u>).

6. Mechanical fixing

The controller must be mounted on a DIN rail. Allow free flow of air around the unit. The controller has an IP rating of 20 and should be installed so that moisture and dirt cannot enter it.

An enclosure may also be required for other parts of the system such as power supplies. That enclosure would provide both mechanical and environmental protection in industrial applications.

7. Heat dissipation

The controller integrates several linear circuits to produce the constant current outputs. This means that it generates heat which needs to be dissipated. The operating temperature range is $0~^{\circ}$ C to $40~^{\circ}$ C.

The controller can approximately dissipate the following average powers:

- 30 W at 25 °C (about 3.8 W per channel)
- 25 W at 40 °C (about 3.1 W per channel)

A simple way to estimate the maximum average power the controller can dissipate is by applying the following formula:

DissipablePower [W] = $(TempHeatsink [^{\circ}C] - TempAmbient [^{\circ}C]) / ThResistance [^{\circ}C/W]$

Where:

- DissipablePower is the maximum average power the controller can dissipate
- TempHeatsink is the maximum temperature of the controller heatsink
- TempAmbient is the actual temperature of the ambient where the controller is placed
- ThResistance is the thermal resistance between the heatsink and the ambient

For this controller the *ThResistance* parameter is about 1.91 °C/W.

The maximum permissible controller heatsink temperature is 90 $^{\circ}$ C. If the heatsink temperature rises above 90 $^{\circ}$ C, the controller switches off all the output channels. The output channels are then reactivated once temperature falls below 80 $^{\circ}$ C.

If the average power that must be dissipated is greater than the previously stated value, a different and more efficient cooling system is required. Solutions could be the use of a cooling fan (active cooling system) or the use of a bigger heatsink (passive cooling system).

The controller must be powered with a fixed supply voltages between 24 V and 48 V DC. Take care of the actual supply voltage when calculating the generated heat.

7.1. Calculating generated heat per channel

For a pulsed output, the average power that is transformed to heat and then must be dissipated can be calculated using the following formula:

Heat [W] = LightCurrent [A] * (SupplyVoltage [V] – LightVoltage [V]) * DutyCycle [·]

Where:

• LightCurrent is the illuminator operating current



- LightVoltage is the illuminator operating voltage
- SupplyVoltage is the actual supply voltage (from 24 V to 48 V)
- DutyCycle is the actual duty cycle

The duty cycle is given by:

DutyCycle [·] = PulseWidth [s] * TriggerFrequency [Hz]

If the output is driven in continuous mode, the previous equations are still valid but the parameter *DutyCycle* becomes 1.0 because the output is always active.

The parameters *LightCurrent* and *LightVoltage* are light specific and should be either given in the light documentation or measured experimentally.

7.2. Reducing generated heat

The total heat generated by the controller is simply given by adding the generated heat for each of the eight channels, as calculated in the previous section.

There are several ways to reduce the heat generated by the controller. The simplest way would be to turn the light off when not needed. If the light is on only when necessary, the generated heat can be drastically diminished. Another opportunity would be to reduce pulse width or output current, if permitted by the application.

Another strategy to reduce the generated heat would be to connect lights in series instead of parallel, if possible. If you have several lights connected in parallel then changing the arrangement to series will increase the voltage across them but also reduce the overall current.

The last option, feasible with this eight channels controller, would be to use two or more controllers and use just a few channels from each. For high power applications this may be the only solution.

8. Connections

See the next sections for information about connections. Power supply and light output connections are made via screw terminals on the bottom-side panel of the controller. Check all connections carefully before switching on the equipment.

The controller has two 24 V to 48 V DC power supplies: a dedicated power supply for the power stages and a dedicated power supply for the logic section. This is to increase versatility.

Inside the controller, supply to the logic circuits is derived using a pair of diodes from both of these power supplies. This means that either of the two supplies can power the logic circuits.

Ideally, supply to the power stages could be removed at any time to protect the end user from photobiological and other hazards that can occur during fault conditions. Should supply to the power stages be removed while the system is running, the system designer may consider providing the dedicated logic supply to keep the controller powered and responsive.

For convenience, the two power supplies share a single, common negative terminal.

8.1. Layout of connectors

The drawing in *Figure 1: connectors on the controller front panel* depicts all the controller connections, which are easily accessible on the bottom-side panel. As indicated in the drawing, connectors are identified by their unique designators (P1, P2, P3, P4, P5, P6, P7 and P8).






Figure 1: connectors on the controller front panel

The connectors are briefly described below. A detailed description follows in the next sections.

- Connectors P1, P2, P3 and P4 are used to connect the eight lights
- Connector P5 is used to supply power
- Connector P6 is used for input/output synchronization and for serial RS485 communication
- Connector P7 is a USB port (B type), not active at the moment
- Connector P8 is an Ethernet RJ45 jack

For connectors P1, P2, P3, P4, P5 and P6 a mating plug is provided in the controller package. For convenience the relevant manufacturer part numbers are listed in *Table 1: mating plugs for the controller connectors*. Even if equivalent mating plugs may be available, these are the recommended components.

Connector designator	Manufacturer	Mating plug part number
P1, P2, P3, P4	Phoenix Contact	1757035
P5	Phoenix Contact	1757022
P6	MH Connectors	MHDB37SS

Table 1: mating plugs for the controller connectors

8.2. Power and logic supply

The power supply voltage must be between 24 V and 48 V DC. A dedicated and well-regulated switching power supply is required. The external power supply must be capable of supplying the average and peak currents needed for all active light outputs.

Choose a power supply unit that limits its output current by design or use protecting fuses. The fuses should be appropriately de-rated if mounted in an enclosure, as the inside temperature can be higher than the ambient temperature.

Ensure that the wire gauge used for these power connections is appropriate for the current to be drawn. The power supply low voltage and mains wiring should be separately routed.

Power supply is delivered to the controller using the screw terminals of connector P5. Connector pinout, ordered from left to right, is listed in *Table 2: pinout of connector P5*.



Number	Name	Description	Note
1	+V LOG	Power supply. Positive terminal	Used for logic section
2	0V	Power supply. Negative terminal	
3	+V PWR	Power supply. Positive terminal	Used for power stages

Table 2: pinout of connector P5

The controller has two 24 V to 48 V power terminals to independently supply the logic and power sections inside the unit. They are named +V LOG and +V PWR. These two supplies can be connected together or separately, as required by the application. They share the common negative terminal named 0V. It must be connected to the power supply negative.

Ensure that the polarity of +V LOG, +V PWR and 0V is correct before applying power.

8.3. Light outputs

Light outputs are paired on the four 4-way pluggable screw terminal sockets named P1, P2, P3 and P4. It is possible to use two 2-way connectors in a 4-way socket. The light output connections must not be paralleled or grounded in any way.

The state of each output is shown by a yellow LED indicator next to the connector.

Make sure you set the correct current rating for a light before using it. See the light datasheet and manual for details on this topic.

8.3.1. Light outputs 1 and 2

Light outputs 1 and 2 are available on the LD1+, LD1-, LD2+ and LD2- screw terminals of connector P1. Connector pinout, ordered from left to right, is listed in *Table 3: pinout of connector P1*. Be careful not to cross-connect the two lights.

Number	Name	Description Note	
1	LD1+	Power channel 1 output. LED anode	
2	LD1-	Power channel 1 output. LED cathode	
3	LD2+	Power channel 2 output. LED anode	
4	LD2-	Power channel 2 output. LED cathode	

Table 3: pinout of connector P1

Please note that LED1- and LED2- are not the same as 0V.

8.3.2. Light outputs 3 and 4

Light outputs 3 and 4 are available on the LD3+, LD3-, LD4+ and LD4- screw terminals of connector P2. Connector pinout, ordered from left to right, is listed in *Table 4: pinout of connector P2*. Be careful not to cross-connect the two lights.

		5	
Number	Name	Description	Note



1	LD3+	Power channel 3 output. LED anode	
2	LD3-	Power channel 3 output. LED cathode	
3	LD4+	Power channel 4 output. LED anode	
4	LD4-	Power channel 4 output. LED cathode	

Table 4: pinout of connector P2

Please note that LED3- and LED4- are not the same as 0V.

8.3.3. Light outputs 5 and 6

Light outputs 5 and 6 are available on the LD5+, LD5-, LD6+ and LD6- screw terminals of connector P3. Connector pinout, ordered from left to right, is listed in *Table 5: pinout of connector P3*. Be careful not to cross-connect the two lights.

Number	Name	Description Note	
1	LD5+	Power channel 5 output. LED anode	
2	LD5-	Power channel 5 output. LED cathode	
3	LD6+	Power channel 6 output. LED anode	
4	LD6-	Power channel 6 output. LED cathode	

Table 5: pinout of connector P3

Please note that LED5- and LED6- are not the same as 0V.

8.3.4. Light outputs 7 and 8

Light outputs 7 and 8 are available on the LD7+, LD7-, LD8+ and LD8- screw terminals of connector P4. Connector pinout, ordered from left to right, is listed in *Table 6: pinout of connector P4*. Be careful not to cross-connect the two lights.

Number	Name	Description Note	
1	LD7+	Power channel 7 output. LED anode	
2	LD7-	Power channel 7 output. LED cathode	
3	LD8+	Power channel 8 output. LED anode	
4	LD8-	Power channel 8 output. LED cathode	

Table 6: pinout of connector P4

Please note that LED7- and LED8- are not the same as 0V.

8.4. Input/output synchronization

Connector P6 is used for input and output synchronization and for serial RS485 communication.

There are eight independent, galvanically isolated, synchronization inputs. These inputs can be connected directly to the system for voltages up to 24 V. An external series resistor is not necessary.



The synchronization inputs may be left unconnected when not used. The state of each synchronization input is shown by a green LED indicator next to the connector.

There are eight independent, galvanically isolated, synchronization outputs. These outputs can be used, for example, to trigger a camera or a slave controller. These outputs can be connected directly to the system for voltages up to 30 V. The state of each synchronization output is shown by a yellow LED indicator next to the connector.

Connector P6 also provides three signals for an electrically isolated serial RS485 interface and two signals for an optional and non-electrically isolated external temperature sensor. The activity of the serial RS485 interface is shown by a dedicated yellow LED next to connector P6.

See the following section for more information about connector P6.

8.4.1. Synchronization inputs

The eight synchronization inputs are available on the TR1+, TR1-, TR2+, TR2-, TR3+, TR3-, TR4+, TR4-, TR5+, TR5-, TR6+, TR6-, TR7+, TR7-, TR8+ and TR8- terminals of connector P6. These signals are listed in the *Table 7: pinout of connector P6 for synchronization inputs*. Be careful not to cross-connect the eight synchronization inputs.

Pin number	Name	Description
1	TR1-	Input 1. Negative terminal
20	TR1+	Input 1. Positive terminal
2	TR2-	Input 2. Negative terminal
21	TR2+	Input 2. Positive terminal
3	TR3-	Input 3. Negative terminal
22	TR3+	Input 3. Positive terminal
4	TR4-	Input 4. Negative terminal
23	TR4+	Input 4. Positive terminal
5	TR5-	Input 5. Negative terminal
24	TR5+	Input 5. Positive terminal
6	TR6-	Input 6. Negative terminal
25	TR6+	Input 6. Positive terminal
7	TR7-	Input 7. Negative terminal
26	TR7+	Input 7. Positive terminal
8	TR8-	Input 8. Negative terminal
27	TR8+	Input 8. Positive terminal

Table 7: pinout of connector P6 for synchronization inputs

The schematic of *Figure 2: interface circuits for input synchronization* depicts the internal input circuits. An internal constant current generator connected in series with each input allows for a broad range of input voltages without any need for a series resistor. These inputs can be directly driven by voltages up to 24 V.






Figure 2: interface circuits for input synchronization

Circuit specifications are summarized in *Table 8: specifications of input synchronization circuits*. Please note the reported values are typical.

Parameter	Value	Unit	Note
Uin (low)	0 – 1	V	-
Uin (high)	3.3 – 24	V	-
lin	5 – 9	mA	Internal constant-current generator

Table 8: specifications of input synchronization circuits



8.4.2. Synchronization outputs

The eight synchronization outputs are available on the SH1+, SH1-, SH2+, SH2-, SH3+, SH3-, SH4+, SH4-, SH5+, SH5-, SH6+, SH6-, SH7+, SH7-, SH8+ and SH8- terminals of connector P6. These signals are listed in the *Table 9: pinout of connector P6 for synchronization outputs*. Be careful not to cross-connect the eight synchronization outputs.

Pin number	Name	Description
9	SH1-	Output 1. Emitter terminal
28	SH1+	Output 1. Collector terminal
10	SH2-	Output 2. Emitter terminal
29	SH2+	Output 2. Collector terminal
11	SH3-	Output 3. Emitter terminal
30	SH3+	Output 3. Collector terminal
12	SH4-	Output 4. Emitter terminal
31	SH4+	Output 4. Collector terminal
13	SH5-	Output 5. Emitter terminal
32	SH5+	Output 5. Collector terminal
14	SH6-	Output 6. Emitter terminal
33	SH6+	Output 6. Collector terminal
15	SH7-	Output 7. Emitter terminal
34	SH7+	Output 7. Collector terminal
16	SH8-	Output 8. Emitter terminal
35	SH8+	Output 8. Collector terminal

Table 9: pinout of connector P6 for synchronization outputs

The schematic of *Figure 3: interface circuits for output synchronization* depicts the internal output circuits. These outputs can be directly connected to voltages up to 30 V.






Figure 3: interface circuits for output synchronization

Circuit specifications are summarized in *Table 10: specifications of output synchronization circuits*. Please note the reported values are typical.

Parameter	Value	Unit	Note
lout (typ)	10	mA	-
lout (max)	15	mA	-
Uout (max)	30	V	-

Table 10: specifications of output synchronization circuits

8.4.3. Serial RS485 interface

The serial interface is available on the D+, D- and GND terminals of connector P6. These signals



are listed in *Table 11: pinout of serial interface in connector P6*. Be careful not to cross-connect the serial interface signals.

Pin number	Name	Description	Note
18	D-	RS485 data signal. Negative terminal	-
19	GND	RS485 reference ground	-
37	D+	RS485 data signal. Positive terminal	-

Table 11: pinout of serial interface in connector P6

The interface is electrically isolated. Note that GND is not the same as 0V.

8.4.4. External temperature sensor

The controller allows for the connection of one external temperature sensor. The intended temperature sensing element is a NTC (Negative Temperature Coefficient) thermistor with coefficients R_{25} = 10 k Ω and $B_{25/85}$ = 3610 K. A suitable component is the Vishay NTCS0603E3103FMT.

The signals are listed in *Table 12: pinout of external temperature sensor in connector P6*. The two terminals can be connected freely to the external thermistor, as the component is not polarized.

Pin number	Name	Description
17	NTC_A	Temperature sensor terminal A
36	NTC_B	Temperature sensor terminal B

Table 12: pinout of external temperature sensor in connector P6

These analogue signals are not electrically isolated from the controller electronics. Be careful not to connect them to any other signal. A severe malfunction or even a short circuit may occur.

8.5. Cable size and length

The actual connecting cables must be chosen on the basis of their load sinking current, the length, the working voltage and the cable materials characteristics. Special ambient conditions may further restrict the choice to a specific kind of cable.

The *Table 13: cable wire size and length* lists the recommended wire sizes and maximum allowed lengths for all the cables coming to and leaving from the controller. American Wire Gauge (AWG) is the wire measurement system used by the United States and Canada, while mm is the metric system of measurement used across Europe and in most of the world.

Do et	Recommen	ded wire size	Maximum langth [m]
Port	mm²	AWG	Maximum length [m]
Power and logic supply	1.5	15	5
Light outputs	0.75	18	5
Synchronization inputs	0.25	24	5



Synchronization outputs	0.25	24	5
Serial RS485 interface	0.25	24	5
External temperature sensor	0.25	24	5

Table 13: cable wire size and length

For improved immunity against external disturbance sources, use a single shielded cable or multiple shielded cables, grounded at the end opposite to the controller, on the synchronization inputs, synchronization outputs, serial RS485 interface and external temperature sensor signals.

For the lights use cables as short as possible and with appropriate wire size. Cable reactance limits performance in pulsed mode, consider to reduce its value by connecting two or more smaller wires in parallel. For long cables it is recommended to raise the voltage of the illumination. This can be realized by selecting lights with LEDs connected in series rather than connected in parallel.

9. Communication interfaces

There are several ways to configure the controller.

A first option is to use the serial RS485 interface. To support this interface the controller implements a subset of the Modbus/RTU (Remote Terminal Unit) slave protocol.

A second option is to use the Ethernet interface. Supported Ethernet speeds are 10 Mbit/s and 100 Mbit/s with auto negotiation. The Ethernet interface allows to configure the controller using the Modbus/TCP (Transmission Control Protocol) slave protocol, the Modbus/UDP (User Datagram Protocol) slave protocol or the HTTP (Hyper Text Transfer Protocol) protocol. For supporting the latter, the controller provides an internal web server accessible by most common web browsers.

The Modbus/RTU, Modbus/TCP and Modbus/UDP protocols are implemented by most programmable logic controllers (PLCs) with a suitable interface.

The availability of two physical interfaces and four logical protocols makes it easy to integrate the controller in most vision applications.

See chapter 14 for details on operation with both Modbus and web browser.

9.1. Serial RS485 interface

For the serial RS485 interface, the controller implements a subset of the Modbus/RTU slave protocol and operates, by default, at 9600 bits per second with even parity. The factory set Modbus address is 32 and it is saved in the controller non-volatile memory.

The Modbus address is one of the controller parameters and can be changed using any of the available interfaces. The factory set Modbus address can be restored using the INIT button (see <a href="https://change.c

Please note valid Modbus addresses for slave devices are in the range 1 to 247; remaining addresses are reserved by the standard for special purposes and must not be used. It is of great importance to ensure, at the time of assigning the slave address, that there are not two devices with the same address. In such a case, an abnormal behaviour of the whole serial bus can occur, the master being then in the impossibility to communicate with all the slaves present on the bus.

The activity of the serial RS485 interface is shown by a dedicated yellow LED next to connector P6.

9.2. Ethernet interface

The Ethernet interface allows to configure the controller using the Modbus/TCP slave protocol, the Modbus/UDP slave protocol or the HTTP protocol. For the last option, the controller provides an internal web server accessible by most common web browsers.



To use the interface, connect the controller using a standard Ethernet cable. The default parameters for the communication are listed in *Table 14: default parameters for Ethernet communication*.

Parameter	Default Value
Host name	LTDVE8CH-20
DHCP	Disabled
IP address	192.168.0.32
Subnet mask	255.255.255.0
Default gateway	192.168.0.1
Preferred DNS server	192.168.0.2
Alternate DNS server	192.168.0.2
Modbus address	32
Modbus/TCP port	502
Modbus/UDP port	502

Table 14: default parameters for Ethernet communication

The IP address, subnet mask and DHCP use flag are some of the controller parameters and can be changed using any of the available interfaces. The factory configuration uses the static IP address 192.168.0.32. The factory settings can be restored using the INIT button (see chapter 11 for a description of the INIT button functionalities).

10. Visual indicators

There are twenty-eight LEDs on the top panel of the controller and two LEDs embedded in the Ethernet RJ45 jack. Some of them are used to show that power supplies are available, others are pulsed when inputs and output are activated, while others are used to indicate activity on the communication interfaces or fault conditions.

The exact meaning of each of the LEDs is listed in *Table 15: meaning of the LEDs*. The LEDs of the top panel of the controller are identified by a unique label printed next to them. The Ethernet ACT and LINK LEDs are identified by their position relative to the Ethernet RJ45 jack. The ACT LED is at the left of the jack, while the LINK LED is at the right.

Number	Name	Colour	Description	
1	PWR	Green	Stable when logic supply is present	
2	RUN	Green	Blinks periodically during normal operation	
3	ERR	Red	Stable when power supply missing, blinks in error conditions	
4	LD1	Yellow	Pulses when light output 1 is activated	
5	LD2	Yellow	Pulses when light output 2 is activated	
6	LD3	Yellow	Pulses when light output 3 is activated	
7	LD4	Yellow	Pulses when light output 4 is activated	
8	LD5	Yellow	Pulses when light output 5 is activated	
9	LD6	Yellow	Pulses when light output 6 is activated	
10	LD7	Yellow	Pulses when light output 7 is activated	
11	LD8	Yellow	Pulses when light output 8 is activated	
12	TR1	Green	Pulses when synchronization input 1 is activated	



13	TR2	Green	Pulses when synchronization input 2 is activated	
14	TR3	Green	Pulses when synchronization input 3 is activated	
15	TR4	Green	Pulses when synchronization input 4 is activated	
16	TR5	Green	Pulses when synchronization input 5 is activated	
17	TR6	Green	Pulses when synchronization input 6 is activated	
18	TR7	Green	Pulses when synchronization input 7 is activated	
19	TR8	Green	Pulses when synchronization input 8 is activated	
20	SH1	Yellow	Pulses when synchronization output 1 is activated	
21	SH2	Yellow	Pulses when synchronization output 2 is activated	
22	SH3	Yellow	Pulses when synchronization output 3 is activated	
23	SH4	Yellow	Pulses when synchronization output 4 is activated	
24	SH5	Yellow	Pulses when synchronization output 5 is activated	
25	SH6	Yellow	Pulses when synchronization output 6 is activated	
26	SH7	Yellow	Pulses when synchronization output 7 is activated	
27	SH8	Yellow	Pulses when synchronization output 8 is activated	
28	485	Yellow	Blinks when there is activity on the serial interface	
29	ACT	Yellow	Blinks during Ethernet data transmission	
30	LINK	Green	Stable when Ethernet connection established	

Table 15: meaning of the LEDs

Either the RUN LED or the ERR LED blinks for 500 ms at power on to identify the source of data used for the settings.

The green RUN LED blinks when the controller powers up using the settings stored in the non-volatile memory (the last configuration saved by the customer). The red ERR LED blinks when the controller reverts to using the factory settings due to user activation of the INIT button (see next section for more information on the INIT button) or a corruption in the stored customer settings.

Please note the logic supply must be present in order for all the LEDs to turn on.

11. Functions of INIT button

The INIT button is used either to restore the factory settings or to activate the firmware update procedure.

To restore the factory settings, follow these steps:

- 1. Switch off the device and wait 30 seconds
- 2. Push and hold down the INIT button
- 3. Switch on the device
- 4. Release the INIT button
- 5. Wait 10 seconds

After the ten seconds interval the settings are restored to the factory values and the controller resumes normal operation.

To activate the firmware update, follow these steps:



- 1. Switch off the device and wait 30 seconds
- 2. Push and hold down the INIT button
- 3. Switch on the device
- 4. Release the INIT button
- 5. Launch a firmware update (according to chapter 17) within 10 seconds.

Note the INIT button is sampled only once at power-up.

During the ten seconds interval, the RUN and ERR LEDs blink at a high rate to emphasize the circumstance. In the meantime, the use of the RS485 serial interface is restricted to the firmware update and the Modbus/TCP, Modbus/UDP, and HTTP protocols are not available.

The INIT button is concealed by a hole located between the USB port and the shell connector.

12. Internal architecture

Each of the eight channels can be individually configured to output pulses based either on a discrete external trigger signal or an internally-generated trigger signal. A wide variety of internal triggers can be produced by configuring the internal pulse shaping logic.

This logic includes sixteen pulse generators and several multiplexers. The pulse generators allow pulse delay and width control down to 1 µs resolution. The multiplexers, organized as two routing matrices, allow for the flexible selection of the pulse generators inputs and outputs. The pulse generators can be excluded or bypassed when implementing continuous mode.

An output protection circuit, used to prevent the light from getting overheated and thus damaged, is also included in the logic.

12.1. Logic diagram

The drawing of *Figure 4: diagram of internal logic network* depicts the logic network built in the controller.




Figure 4: diagram of internal logic network



The eight synchronization inputs are shown at the left (TR1, TR2, TR3, TR4, TR5, TR6, TR7 and TR8), while the eight light outputs (LD1, LD2, LD3, LD4, LD5, LD6, LD7 and LD8) and the eight synchronization outputs (SH1, SH2, SH3, SH4, SH5, SH6, SH7 and SH8) are drawn at the right.

A description of each of the blocks is given in the next sections.

12.2. Input filters

The input filters are used to debounce and remove glitches from the incoming synchronization inputs. Each of the eight synchronization inputs has a dedicated, independent filter.

The algorithm implemented in each of the filters processes the relevant synchronization input with a finite state machine. A change in the filter output is performed only when the input signal has remained constant for a defined period of time, called filter time constant. Any pulses shorter than the filter time constant are thus removed and not passed through.

The diagram in *Figure 5: operation of the input filter* shows the filter operation on a random input signal.




Figure 5: operation of the input filter

As visible, the input signal is filtered by looking for pulses that hold the same state for a time of at least **Tfilter** before the change in state is passed to the output. Please note there is a fixed input to output propagation delay equal to this filter time constant.

Each of the eight filters can be set as follows:

- No filtering (pass through)
- Filtering with a 10µs time constant
- Filtering with a 20µs time constant
- Filtering with a 50µs time constant
- Filtering with a 100µs time constant
- Filtering with a 200µs time constant
- Filtering with a 500µs time constant

Setting of the filters can be done using the serial RS485 or Ethernet interfaces.

12.3. Input multiplexers

The input multiplexers are used to route the filtered inputs to the pulse generators. There are sixteen



input multiplexers organized in a 9x16 routing matrix.

Each multiplexer can have its output selected from one of the following sources:

- No selection
- Filtered synchronization input 1 (TR1)
- Filtered synchronization input 2 (TR2)
- Filtered synchronization input 3 (TR3)
- Filtered synchronization input 4 (TR4)
- Filtered synchronization input 5 (TR5)
- Filtered synchronization input 6 (TR6)
- Filtered synchronization input 7 (TR7)
- Filtered synchronization input 8 (TR8)
- · Free running oscillator
- Software trigger 1 (SW1)
- Software trigger 2 (SW2)
- Software trigger 3 (SW3)
- Software trigger 4 (SW4)

The free running oscillator is an autonomous asynchronous trigger source described in detail in the <u>chapter 12.7</u>. Setting of the input multiplexers can be done using the serial RS485 or Ethernet interfaces.

12.4. Pulse generator

There are sixteen pulse generators. Each of them is characterized by two parameters: pulse delay, pulse width and hold off interval. The pulse delay can range from 0 μ s to 1,023,000 μ s with variable resolution down to 1 μ s. The pulse width can range from 1 μ s to 1,023,000 μ s with variable resolution down to 1 μ s. The hold off interval can range from 0 μ s to 1,023,000 μ s with variable resolution down to 1 μ s.

The diagram in *Figure 6: time diagram of pulse generator* describes the relationship between input and output. As depicted, the rising edge of the input signal triggers the generator, while the falling edge has no special meaning and can happen anywhere in time.




Figure 6: time diagram of pulse generator

Setting of the pulse generators can be done using the serial RS485 or Ethernet interfaces.



12.5. Output multiplexers

The output multiplexers are used to route the inner signals to the output stages. There are sixteen output multiplexers organized in a 24x16 routing matrix.

Each multiplexer can have its output selected from one of the following sources:

- No selection
- Pulse generator 1 output
- · Pulse generator 2 output
- Pulse generator 3 output
- Pulse generator 4 output
- Pulse generator 5 output
- Pulse generator 6 output
- Pulse generator 7 output
- Pulse generator 8 output
- Pulse generator 9 output
- Pulse generator 10 output
- Pulse generator 11 output
- Pulse generator 12 output
- Pulse generator 13 output
- Pulse generator 14 output
- Pulse generator 15 output
- Pulse generator 16 output
- Filtered synchronization input 1 (TR1)
- Filtered synchronization input 2 (TR2)
- Filtered synchronization input 3 (TR3)
- Filtered synchronization input 4 (TR4)
- Filtered synchronization input 5 (TR5)
- Filtered synchronization input 6 (TR6)
- Filtered synchronization input 7 (TR7)
- Filtered synchronization input 8 (TR8)
- Continuous

As visible in the internal logic network diagram (see *Figure 4: diagram of internal logic network*), the sixteen pulse generators can be entirely bypassed by selecting one of the eight filtered synchronization inputs (TR1, TR2, TR3, TR4, TR5, TR6, TR7 or TR8). Moreover, the outputs can operate continuously by selecting the **Continuous** option.

Setting of the output multiplexers can be done using the serial RS485 or Ethernet interfaces.

12.6. Output protection

The output protection logic is used to prevent the light from getting overheated and thus damaged. Inside each of the eight protection blocks there is an independent state machine comprising a couple



of timers. The first timer is used to constrain the turn-on time of the light (Ton) to be lesser than or equal to a programmable value **TonMAX**. The second timer is used to constrain the turn-off time of the light (Toff) to be greater than or equal to a programmable value **ToffMIN**.

The diagram in *Figure 7: turn-on and turn-off times within limits* shows what happens when both time constraints are satisfied. As visible in the diagram, the output follows the input.




Figure 7: turn-on and turn-off times within limits

The diagram in *Figure 8: protection prevents too long turn-on time* shows what happens when the turn-on time is too long. As visible in the diagram, the light is switched off at **TonMAX**, earlier than the original requirement.




Figure 8: protection prevents too long turn-on time

The diagram in *Figure 9: protection prevents too short turn-off time* shows what happens when turn-off time is too short. As visible in the diagram, the light is switched on at **ToffMIN**, later than the original requirement.






Figure 9: protection prevents too short turn-off time

The eight protection blocks are completely independent regarding to **TonMAX** (maximum turn-on time) and **ToffMIN** (minimum turn-off time). All of these time intervals can be programmed individually and may range from 1 ms to 255 ms in steps of 1 ms.

The turn-on protection can be inhibited on select outputs if a continuous operation is required by the application. Similarly, the turn-off protection can be inhibited on select outputs if required by the application.

Setting of the output protection logic can be done using the serial RS485 or Ethernet interfaces.

12.7. Free running oscillator

The free running oscillator is an autonomous asynchronous trigger source with a programmable period from 10 ms up to 1000 ms in steps of 1 ms (corresponding to a frequency of 100 Hz down to 1 Hz). It can be selected as an input to the input multiplexers.

Common usage of the oscillator is to test the lights during machine assembly and deployment.

13. Wiring diagrams

As discussed in the previous sections, the controller is quite flexible and many configurations can be achieved. The following wiring diagrams describe some of the most common.

13.1. Wiring example #1: controller triggers camera

In the schematic diagram of *Figure 10: example schematic #1* the controller is driven by two input triggers, powers a total of three lights and triggers two cameras.






Figure 10: example schematic #1

As shown, the power and logic supplies are derived from a common power supply.

If required by the application, a safety switch may be included in the circuit to cut off supply to the power stages in order to protect the end user from photo-biological hazard. That switch would be appropriately placed on the machine chassis.

Cameras 1 and 2 are triggered by the controller using two of the eight available synchronization outputs. Generally, it is not possible to provide the details of the connections to the cameras because these are often vendor specific. Please see the camera hardware manual for more information.

13.2. Wiring example #2: camera triggers controller

In the schematic diagram of *Figure 11: example schematic #2* the controller is driven by one input trigger coming from a camera, powers a total of two lights and triggers a second camera.






Figure 11: example schematic #2

As shown, the power and logic supplies are derived from a common power supply.

If required by the application, a safety switch may be included in the circuit to cut off supply to the power stages in order to protect the end user from photo-biological hazard. That switch would be appropriately placed on the machine chassis.

The controller is triggered by camera 1 using one of the eight available synchronization inputs. Camera 2 is triggered by the controller using one of the eight available synchronization outputs. Generally, it is not possible to provide the details of the connections to the cameras because these are often vendor specific. Please see the camera hardware manual for more information.

14. Operation

There are several ways to configure the controller.

A first option is to use the serial RS485 interface. To support this interface the controller implements a subset of the Modbus/RTU slave protocol. A second option is to use the Ethernet interface. Supported Ethernet speeds are 10 Mbit/s and 100 Mbit/s with auto negotiation. The Ethernet interface allows to configure the controller using the Modbus/TCP slave protocol, the Modbus/UDP slave protocol or the HTTP protocol. For supporting the latter, the controller provides an internal web server accessible by most common web browsers.

In the next sections, an overview of the Modbus/RTU, Modbus/TCP and Modbus/UDP protocols is given.

14.1. Operation with Modbus

The Modbus/RTU, Modbus/TCP and Modbus/UDP protocols are supported by most programmable logic controllers (PLCs) with a suitable communication port. The controller can also be configured by any PC with a proper interface.

Being simple and robust, over the years Modbus became a well-known communication protocol and



it is now a commonly available means of connecting industrial electronic devices. The development and update of Modbus protocols has been managed by the Modbus Organization since April 2004. The Modbus Organization is an association of users and suppliers of Modbus compliant devices that seeks to drive the adoption and evolution of Modbus.

The organization web site is:

http://www.modbus.org

More information, including Modbus specifications, implementation guides and code fragments can be downloaded from:

http://www.modbus.org/specs.php

14.1.1. Comparison of Modbus/RTU, Modbus/TCP and Modbus/UDP

The Modbus/RTU, Modbus/TCP and Modbus/UDP are pretty similar. The main difference is that Modbus/RTU is used on serial lines, while Modbus/TCP and Modbus/UDP are used on Ethernet connections. Modbus/TCP is connection-oriented and is implemented using TCP packets, while Modbus/UDP is connectionless and is implemented using UDP packets.

The controller implements Modbus/RTU with a serial RS485 interface (by default operating at 9600 bits per second, with even parity). The controller implements Modbus/TCP and Modbus/UDP with an Ethernet interface operating at 10 Mbit/s or 100 Mbit/s with auto negotiation.

14.1.2. Supported function codes

Modbus is a request/reply protocol and offers services specified by function codes.

The controller implements a restricted subset of the Modbus slave protocol. The list in *Table 16:* function codes supported by the controller summarizes the Modbus function codes supported by the controller with the current firmware.

Function name	Function code	Note
Read Holding Registers	0x03	
Write Single Register	0x06	
Write Multiple Registers	0x10	

Table 16: function codes supported by the controller

Any Modbus request containing an unimplemented function code is silently ignored by the controller and no response, of any kind, is given back to the master. These supported function codes can be used to access the controller internal register file, organized as an array of sixteen-bit (two bytes) values. These function codes are briefly described in the following sections.

14.1.3. Read Holding Registers (0x03)

This function code is used to read the contents of a contiguous block of registers from the controller register file. The master specifies the starting register address and the number of registers to be read. Registers are addressed starting at zero. The register data in the response message are packed as two bytes per register. For each register, the first byte contains the high order bits and the second contains the low order bits.



14.1.4. Write Single Register (0x06)

This function code is used to write a single register in the controller register file. The master specifies the address of the register to be written and the actual data to be written. Registers are addressed starting at zero. The register data in the request message are packed as two bytes per register. For each register, the first byte contains the high order bits and the second contains the low order bits. The normal response is an echo of the request, returned after the register contents have been written.

14.1.5. Write Multiple Registers (0x10)

This function code is used to write a block of contiguous registers (1 to 123 registers) in the controller register file. The master specifies the starting register address, the number of registers and the actual data to be written. Registers are addressed starting at zero. The register data in the request message are packed as two bytes per register. For each register, the first byte contains the high order bits and the second contains the low order bits. The normal response returns the function code, starting address, and quantity of registers written.

14.2. Register file

The list in *Table 17: controller register file* summarizes all the Modbus registers implemented in the controller. There are 512 registers, each of sixteen-bits (two bytes) in size. The registers are mapped at contiguous addresses starting at 0 and ending at 511.

Address	Name	Туре	Range	Description
0	DEVICE_TYPE	R	0- 65535	Device type
1	BOOT_VERSION	R	0- 65535	Bootloader firmware version
2	MCU_VERSION	R	0- 65535	Microcontroller firmware version
3	FPGA_VERSION	R	0- 65535	FPGA firmware version
4	BOARD_VERSION	R	0- 65535	Board version
5	OSC_PERIOD	RW	10- 1000	Period of the internal oscillator
6	FILTER_SEL0	RW	0-6	Filter setting for input TR1
7	FILTER_SEL1	RW	0-6	Filter setting for input TR2
8	FILTER_SEL2	RW	0-6	Filter setting for input TR3
9	FILTER_SEL3	RW	0-6	Filter setting for input TR4
10	FILTER_SEL4	RW	0-6	Filter setting for input TR5
11	FILTER_SEL5	RW	0-6	Filter setting for input TR6
12	FILTER_SEL6	RW	0-6	Filter setting for input TR7
13	FILTER_SEL7	RW	0-6	Filter setting for input TR8



	INPUT SEL0	RW	0-	Setting of input multiplexer 1
14	1141 01_0220	1	4096	Cotting of impartmentapioxol 1
15	INPUT_SEL1	RW	0- 4096	Setting of input multiplexer 2
16	INPUT_SEL2	RW	0- 4096	Setting of input multiplexer 3
17	INPUT_SEL3	RW	0- 4096	Setting of input multiplexer 4
18	INPUT_SEL4	RW	0- 4096	Setting of input multiplexer 5
19	INPUT_SEL5	RW	0- 4096	Setting of input multiplexer 6
20	INPUT_SEL6	RW	0- 4096	Setting of input multiplexer 7
21	INPUT_SEL7	RW	0- 4096	Setting of input multiplexer 8
22	INPUT_SEL8	RW	0- 4096	Setting of input multiplexer 9
23	INPUT_SEL9	RW	0- 4096	Setting of input multiplexer 10
24	INPUT_SEL10	RW	0- 4096	Setting of input multiplexer 11
25	INPUT_SEL11	RW	0- 4096	Setting of input multiplexer 12
26	INPUT_SEL12	RW	0- 4096	Setting of input multiplexer 13
27	INPUT_SEL13	RW	0- 4096	Setting of input multiplexer 14
28	INPUT_SEL14	RW	0- 4096	Setting of input multiplexer 15
29	INPUT_SEL15	RW	0- 4096	Setting of input multiplexer 16
30	GEN_DELAY_BASE0	RW	0-3	Pulse delay time base selector for generator 1
31	GEN_DELAY_COUNT0	RW	0- 1023	Pulse delay setting for generator 1
32	GEN_WIDTH_BASE0	RW	0-3	Pulse width time base selector for generator 1
33	GEN_WIDTH_COUNT0	RW	1- 1023	Pulse width setting for generator 1
34	GEN_DELAY_BASE1	RW	0-3	Pulse delay time base selector for generator 2



35	GEN_DELAY_COUNT1	RW	0- 1023	Pulse delay setting for generator 2
36	GEN_WIDTH_BASE1	RW	0-3	Pulse width time base selector for generator 2
37	GEN_WIDTH_COUNT1	RW	1- 1023	Pulse width setting for generator 2
38	GEN_DELAY_BASE2	RW	0-3	Pulse delay time base selector for generator 3
39	GEN_DELAY_COUNT2	RW	0- 1023	Pulse delay setting for generator 3
40	GEN_WIDTH_BASE2	RW	0-3	Pulse width time base selector for generator 3
41	GEN_WIDTH_COUNT2	RW	1- 1023	Pulse width setting for generator 3
42	GEN_DELAY_BASE3	RW	0-3	Pulse delay time base selector for generator 4
43	GEN_DELAY_COUNT3	RW	0- 1023	Pulse delay setting for generator 4
44	GEN_WIDTH_BASE3	RW	0-3	Pulse width time base selector for generator 4
45	GEN_WIDTH_COUNT3	RW	1- 1023	Pulse width setting for generator 4
46	GEN_DELAY_BASE4	RW	0-3	Pulse delay time base selector for generator 5
47	GEN_DELAY_COUNT4	RW	0- 1023	Pulse delay setting for generator 5
48	GEN_WIDTH_BASE4	RW	0-3	Pulse width time base selector for generator 5
49	GEN_WIDTH_COUNT4	RW	1- 1023	Pulse width setting for generator 5
50	GEN_DELAY_BASE5	RW	0-3	Pulse delay time base selector for generator 6
51	GEN_DELAY_COUNT5	RW	0- 1023	Pulse delay setting for generator 6
52	GEN_WIDTH_BASE5	RW	0-3	Pulse width time base selector for generator 6
53	GEN_WIDTH_COUNT5	RW	1- 1023	Pulse width setting for generator 6
54	GEN_DELAY_BASE6	RW	0-3	Pulse delay time base selector for generator 7
55	GEN_DELAY_COUNT6	RW	0- 1023	Pulse delay setting for generator 7



56	GEN_WIDTH_BASE6	RW	0-3	Pulse width time base selector for generator 7
57	GEN_WIDTH_COUNT6	RW	1- 1023	Pulse width setting for generator 7
58	GEN_DELAY_BASE7	RW	0-3	Pulse delay time base selector for generator 8
59	GEN_DELAY_COUNT7	RW	0- 1023	Pulse delay setting for generator 8
60	GEN_WIDTH_BASE7	RW	0-3	Pulse width time base selector for generator 8
61	GEN_WIDTH_COUNT7	RW	1- 1023	Pulse width setting for generator 8
62	GEN_DELAY_BASE8	RW	0-3	Pulse delay time base selector for generator 9
63	GEN_DELAY_COUNT8	RW	0- 1023	Pulse delay setting for generator 9
64	GEN_WIDTH_BASE8	RW	0-3	Pulse width time base selector for generator 9
65	GEN_WIDTH_COUNT8	RW	1- 1023	Pulse width setting for generator 9
66	GEN_DELAY_BASE9	RW	0-3	Pulse delay time base selector for generator 10
67	GEN_DELAY_COUNT9	RW	0- 1023	Pulse delay setting for generator 10
68	GEN_WIDTH_BASE9	RW	0-3	Pulse width time base selector for generator 10
69	GEN_WIDTH_COUNT9	RW	1- 1023	Pulse width setting for generator 10
70	GEN_DELAY_BASE10	RW	0-3	Pulse delay time base selector for generator 11
71	GEN_DELAY_COUNT10	RW	0- 1023	Pulse delay setting for generator 11
72	GEN_WIDTH_BASE10	RW	0-3	Pulse width time base selector for generator 11
73	GEN_WIDTH_COUNT10	RW	1- 1023	Pulse width setting for generator 11
74	GEN_DELAY_BASE11	RW	0-3	Pulse delay time base selector for generator 12
75	GEN_DELAY_COUNT11	RW	0- 1023	Pulse delay setting for generator 12
76	GEN_WIDTH_BASE11	RW	0-3	Pulse width time base selector for generator 12



77	GEN_WIDTH_COUNT11	RW	1- 1023	Pulse width setting for generator 12
78	GEN_DELAY_BASE12	RW	0-3	Pulse delay time base selector for generator 13
79	GEN_DELAY_COUNT12	RW	0- 1023	Pulse delay setting for generator 13
80	GEN_WIDTH_BASE12	RW	0-3	Pulse width time base selector for generator 13
81	GEN_WIDTH_COUNT012	RW	1- 1023	Pulse width setting for generator 13
82	GEN_DELAY_BASE13	RW	0-3	Pulse delay time base selector for generator 14
83	GEN_DELAY_COUNT13	RW	0- 1023	Pulse delay setting for generator 14
84	GEN_WIDTH_BASE13	RW	0-3	Pulse width time base selector for generator 14
85	GEN_WIDTH_COUNT13	RW	1- 1023	Pulse width setting for generator 14
86	GEN_DELAY_BASE14	RW	0-3	Pulse delay time base selector for generator 15
87	GEN_DELAY_COUNT14	RW	0- 1023	Pulse delay setting for generator 15
88	GEN_WIDTH_BASE14	RW	0-3	Pulse width time base selector for generator 15
89	GEN_WIDTH_COUNT14	RW	1- 1023	Pulse width setting for generator 15
90	GEN_DELAY_BASE15	RW	0-3	Pulse delay time base selector for generator 16
91	GEN_DELAY_COUNT15	RW	0- 1023	Pulse delay setting for generator 16
92	GEN_WIDTH_BASE15	RW	0-3	Pulse width time base selector for generator 16
93	GEN_WIDTH_COUNT15	RW	1- 1023	Pulse width setting for generator 16
94	OUTPUT_SEL_HI0	RW	0-256	High order byte of setting for LD1 output multiplexer
95	OUTPUT_SEL_LO0	RW	0- 32768	Low order byte of setting for LD1 output multiplexer
96	OUTPUT_SEL_HI1	RW	0-256	High order byte of setting for LD2 output multiplexer
97	OUTPUT_SEL_LO1	RW	0- 32768	Low order byte of setting for LD2 output multiplexer



98	OUTPUT_SEL_HI2	RW	0-256	High order byte of setting for LD3 output multiplexer
99	OUTPUT_SEL_LO2	RW	0- 32768	Low order byte of setting for LD3 output multiplexer
100	OUTPUT_SEL_HI3	RW	0-256	High order byte of setting for LD4 output multiplexer
101	OUTPUT_SEL_LO3	RW	0- 32768	Low order byte of setting for LD4 output multiplexer
102	OUTPUT_SEL_HI4	RW	0-256	High order byte of setting for LD5 output multiplexer
103	OUTPUT_SEL_LO4	RW	0- 32768	Low order byte of setting for LD5 output multiplexer
104	OUTPUT_SEL_HI5	RW	0-256	High order byte of setting for LD6 output multiplexer
105	OUTPUT_SEL_LO5	RW	0- 32768	Low order byte of setting for LD6 output multiplexer
106	OUTPUT_SEL_HI6	RW	0-256	High order byte of setting for LD7 output multiplexer
107	OUTPUT_SEL_LO6	RW	0- 32768	Low order byte of setting for LD7 output multiplexer
108	OUTPUT_SEL_HI7	RW	0-256	High order byte of setting for LD8 output multiplexer
109	OUTPUT_SEL_LO7	RW	0- 32768	Low order byte of setting for LD8 output multiplexer
110	OUTPUT_SEL_HI8	RW	0-256	High order byte of setting for SH1 output multiplexer
111	OUTPUT_SEL_LO8	RW	0- 32768	Low order byte of setting for SH1 output multiplexer
112	OUTPUT_SEL_HI9	RW	0-256	High order byte of setting for SH2 output multiplexer
113	OUTPUT_SEL_LO9	RW	0- 32768	Low order byte of setting for SH2 output multiplexer
114	OUTPUT_SEL_HI10	RW	0-256	High order byte of setting for SH3 output multiplexer
115	OUTPUT_SEL_LO10	RW	0- 32768	Low order byte of setting for SH3 output multiplexer
116	OUTPUT_SEL_HI11	RW	0-256	High order byte of setting for SH4 output multiplexer
117	OUTPUT_SEL_LO11	RW	0- 32768	Low order byte of setting for SH4 output multiplexer
118	OUTPUT_SEL_HI12	RW	0-256	High order byte of setting for SH5 output multiplexer



119	OUTPUT_SEL_LO12	RW	0- 32768	Low order byte of setting for SH5 output multiplexer
120	OUTPUT_SEL_HI13	RW	0-256	High order byte of setting for SH6 output multiplexer
121	OUTPUT_SEL_LO13	RW	0- 32768	Low order byte of setting for SH6 output multiplexer
122	OUTPUT_SEL_HI14	RW	0-256	High order byte of setting for SH7 output multiplexer
123	OUTPUT_SEL_LO14	RW	0- 32768	Low order byte of setting for SH7 output multiplexer
124	OUTPUT_SEL_HI15	RW	0-256	High order byte of setting for SH8 output multiplexer
125	OUTPUT_SEL_LO15	RW	0- 32768	Low order byte of setting for SH8 output multiplexer
126	PRT_CNT_ON0	RW	1-255	Maximum turn-on time for light output LD1
127	PRT_ENA_ON0	RW	0-1	Enable limitation of maximum turn-on time for light output LD1
128	PRT_CNT_OFF0	RW	1-255	Minimum turn-off time for light output LD1
129	PRT_ENA_OFF0	RW	0-1	Enable limitation of minimum turn-off time for light output LD1
130	PRT_CNT_ON1	RW	1-255	Maximum turn-on time for light output LD2
131	PRT_ENA_ON1	RW	0-1	Enable limitation of maximum turn-on time for light output LD2
132	PRT_CNT_OFF1	RW	1-255	Minimum turn-off time for light output LD2
133	PRT_ENA_OFF1	RW	0-1	Enable limitation of minimum turn-off time for light output LD2
134	PRT_CNT_ON2	RW	1-255	Maximum turn-on time for light output LD3
135	PRT_ENA_ON2	RW	0-1	Enable limitation of maximum turn-on time for light output LD3
136	PRT_CNT_OFF2	RW	1-255	Minimum turn-off time for light output LD3
137	PRT_ENA_OFF2	RW	0-1	Enable limitation of minimum turn-off time for light output LD3
138	PRT_CNT_ON3	RW	1-255	Maximum turn-on time for light output LD4
139	PRT_ENA_ON3	RW	0-1	Enable limitation of maximum turn-on time for light output LD4



140	PRT_CNT_OFF3	RW	1-255	Minimum turn-off time for light output LD4
141	PRT_ENA_OFF3	RW	0-1	Enable limitation of minimum turn-off time for light output LD4
142	PRT_CNT_ON4	RW	1-255	Maximum turn-on time for light output LD5
143	PRT_ENA_ON4	RW	0-1	Enable limitation of maximum turn-on time for light output LD5
144	PRT_CNT_OFF4	RW	1-255	Minimum turn-off time for light output LD5
145	PRT_ENA_OFF4	RW	0-1	Enable limitation of minimum turn-off time for light output LD5
146	PRT_CNT_ON5	RW	1-255	Maximum turn-on time for light output LD6
147	PRT_ENA_ON5	RW	0-1	Enable limitation of maximum turn-on time for light output LD6
148	PRT_CNT_OFF5	RW	1-255	Minimum turn-off time for light output LD6
149	PRT_ENA_OFF5	RW	0-1	Enable limitation of minimum turn-off time for light output LD6
150	PRT_CNT_ON6	RW	1-255	Maximum turn-on time for light output LD7
151	PRT_ENA_ON6	RW	0-1	Enable limitation of maximum turn-on time for light output LD7
152	PRT_CNT_OFF6	RW	1-255	Minimum turn-off time for light output LD7
153	PRT_ENA_OFF6	RW	0-1	Enable limitation of minimum turn-off time for light output LD7
154	PRT_CNT_ON7	RW	1-255	Maximum turn-on time for light output LD8
155	PRT_ENA_ON7	RW	0-1	Enable limitation of maximum turn-on time for light output LD8
156	PRT_CNT_OFF7	RW	1-255	Minimum turn-off time for light output LD8
157	PRT_ENA_OFF7	RW	0-1	Enable limitation of minimum turn-off time for light output LD8
158	CUR_RANGE0	RW	0-3	Current range for light output LD1
159	CUR_VALUE0	RW	0- 20000	Current value for light output LD1
160	CUR_RANGE1	RW	0-3	Current range for light output LD2
161	CUR_VALUE1	RW	0- 20000	Current value for light output LD2



		1	1	1
162	CUR_RANGE2	RW	0-3	Current range for light output LD3
163	CUR_VALUE2	RW	0- 20000	Current value for light output LD3
164	CUR_RANGE3	RW	0-3	Current range for light output LD4
165	CUR_VALUE3	RW	0- 20000	Current value for light output LD4
166	CUR_RANGE4	RW	0-3	Current range for light output LD5
167	CUR_VALUE4	RW	0- 20000	Current value for light output LD5
168	CUR_RANGE5	RW	0-3	Current range for light output LD6
169	CUR_VALUE5	RW	0- 20000	Current value for light output LD6
170	CUR_RANGE6	RW	0-3	Current range for light output LD7
171	CUR_VALUE6	RW	0- 20000	Current value for light output LD7
172	CUR_RANGE7	RW	0-3	Current range for light output LD8
173	CUR_VALUE7	RW	0- 20000	Current value for light output LD8
174	RS485_MODBUS_ADDR	RW	1-247	Modbus address for serial RS485 interface
175	RS485_LINE_SPEED	RW	0-7	Speed for serial RS485 interface
176	RS485_LINE_PARITY	RW	0-2	Parity for serial RS485 interface
177	ETH_MAC_ADDR0	R	0- 65535	Bytes 0 and 1 of Ethernet MAC address
178	ETH_MAC_ADDR1	R	0- 65535	Bytes 2 and 3 of Ethernet MAC address
179	ETH_MAC_ADDR2	R	0- 65535	Bytes 4 and 5 of Ethernet MAC address
180	ETH_HOSTNAME0	RW	0- 65535	Bytes 0 and 1 of Ethernet host name
181	ETH_HOSTNAME1	RW	0- 65535	Bytes 2 and 3 of Ethernet host name
182	ETH_HOSTNAME2	RW	0- 65535	Bytes 4 and 5 of Ethernet host name
183	ETH_HOSTNAME3	RW	0- 65535	Bytes 6 and 7 of Ethernet host name
184	ETH_HOSTNAME4	RW	0- 65535	Bytes 8 and 9 of Ethernet host name
185	ETH_HOSTNAME5	RW	0- 65535	Bytes 10 and 11 of Ethernet host name
			_	



_		_		
186	ETH_HOSTNAME6	RW	0- 65535	Bytes 12 and 13 of Ethernet host name
187	ETH_HOSTNAME7	RW	0- 65535	Bytes 14 and 15 of Ethernet host name
188	ETH_DHCP_ENABLE	RW	0-1	Ethernet DHCP enable/disable flag
189	ETH_IP_ADDR_HI	RW	0- 65535	High order word of Ethernet IP address
190	ETH_IP_ADDR_LO	RW	0- 65535	Low order word of Ethernet IP address
191	ETH_SUBNET_MASK_HI	RW	0- 65535	High order word of Ethernet subnet mask
192	ETH_SUBNET_MASK_LO	RW	0- 65535	Low order word of Ethernet subnet mask
193	ETH_DEF_GATEWAY_HI	RW	0- 65535	High order word of Ethernet default gateway
194	ETH_DEF_GATEWAY_LO	RW	0- 65535	Low order word of Ethernet default gateway
195	ETH_PRI_DNS_HI	RW	0- 65535	High order word of Ethernet primary DNS address
196	ETH_PRI_DNS_LO	RW	0- 65535	Low order word of Ethernet primary DNS address
197	ETH_SEC_DNS_HI	RW	0- 65535	High order word of Ethernet secondary DNS address
198	ETH_SEC_DNS_LO	RW	0- 65535	Low order word of Ethernet secondary DNS address
199	ETH_MODBUS_ADDR	RW	1-247	Modbus address for Ethernet interface
200	ETH_MODBUS_TCP_PORT	RW	1- 65535	Ethernet port for Modbus/TCP
201	ETH_MODBUS_UDP_PORT	RW	1- 65535	Ethernet port for Modbus/UDP
202	WEB_PASSWORD0	RW	0- 65535	Bytes 0 and 1 of web password
203	WEB_PASSWORD1	RW	0- 65535	Bytes 2 and 3 of web password
204	WEB_PASSWORD2	RW	0- 65535	Bytes 4 and 5 of web password
205	WEB_PASSWORD3	RW	0- 65535	Bytes 6 and 7 of web password
206	BOARD_TEMPERATURE0	R	-200 to +1000	Board temperature next to LD1 and LD2 output drivers
207	BOARD_TEMPERATURE1	R	-200 to +1000	Board temperature next to LD3 and LD4 output drivers



208	BOARD_TEMPERATURE2	R	-200 to +1000	Board temperature next to LD5 and LD6 output drivers
209	BOARD_TEMPERATURE3	R	-200 to +1000	Board temperature next to LD7 and LD8 output drivers
210	REMOTE_TEMPERATURE	R	-200 to +1000	Temperature measured by external thermal sensor
211	SUPPLY_VOLTAGE	R	0-480	Measured supply voltage
212	MEASURED_CURRENT0	R	0- 20000	Measured current for light output LD1
213	MEASURED_CURRENT1	R	0- 20000	Measured current for light output LD2
214	MEASURED_CURRENT2	R	0- 20000	Measured current for light output LD3
215	MEASURED_CURRENT3	R	0- 20000	Measured current for light output LD4
216	MEASURED_CURRENT4	R	0- 20000	Measured current for light output LD5
217	MEASURED_CURRENT5	R	0- 20000	Measured current for light output LD6
218	MEASURED_CURRENT6	R	0- 20000	Measured current for light output LD7
219	MEASURED_CURRENT7	R	0- 20000	Measured current for light output LD8
220	MEASURED_VOLTAGE0	R	0-480	Measured voltage for light output LD1
221	MEASURED_VOLTAGE1	R	0-480	Measured voltage for light output LD2
222	MEASURED_VOLTAGE2	R	0-480	Measured voltage for light output LD3
223	MEASURED_VOLTAGE3	R	0-480	Measured voltage for light output LD4
224	MEASURED_VOLTAGE4	R	0-480	Measured voltage for light output LD5
225	MEASURED_VOLTAGE5	R	0-480	Measured voltage for light output LD6
226	MEASURED_VOLTAGE6	R	0-480	Measured voltage for light output LD7
227	MEASURED_VOLTAGE7	R	0-480	Measured voltage for light output LD8
228	ERROR_WORD	R	0- 65535	Composite error word
229	GEN_HOLD_BASE0	RW	0-3	Hold off time base selector for generator 1
230	GEN_HOLD_COUNT0	RW	0- 1023	Hold off setting for generator 1
231	GEN_HOLD_BASE1	RW	0-3	Hold off time base selector for generator 2
232	GEN_HOLD_COUNT1	RW	0-	Hold off setting for generator 2
	·			



			1023	
233	GEN_HOLD_BASE2	RW	0-3	Hold off time base selector for generator 3
234	GEN_HOLD_COUNT2	RW	0- 1023	Hold off setting for generator 3
235	GEN_HOLD_BASE3	RW	0-3	Hold off time base selector for generator 4
236	GEN_HOLD_COUNT3	RW	0- 1023	Hold off setting for generator 4
237	GEN_HOLD_BASE4	RW	0-3	Hold off time base selector for generator 5
238	GEN_HOLD_COUNT4	RW	0- 1023	Hold off setting for generator 5
239	GEN_HOLD_BASE5	RW	0-3	Hold off time base selector for generator 6
240	GEN_HOLD_COUNT5	RW	0- 1023	Hold off setting for generator 6
241	GEN_HOLD_BASE6	RW	0-3	Hold off time base selector for generator 7
242	GEN_HOLD_COUNT6	RW	0- 1023	Hold off setting for generator 7
243	GEN_HOLD_BASE7	RW	0-3	Hold off time base selector for generator 8
244	GEN_HOLD_COUNT7	RW	0- 1023	Hold off setting for generator 8
245	GEN_HOLD_BASE8	RW	0-3	Hold off time base selector for generator 9
246	GEN_HOLD_COUNT8	RW	0- 1023	Hold off setting for generator 9
247	GEN_HOLD_BASE9	RW	0-3	Hold off time base selector for generator 10
248	GEN_HOLD_COUNT9	RW	0- 1023	Hold off setting for generator 10
249	GEN_HOLD_BASE10	RW	0-3	Hold off time base selector for generator 11
250	GEN_HOLD_COUNT10	RW	0- 1023	Hold off setting for generator 11
251	GEN_HOLD_BASE11	RW	0-3	Hold off time base selector for generator 12
252	GEN_HOLD_COUNT11	RW	0- 1023	Hold off setting for generator 12
253	GEN_HOLD_BASE12	RW	0-3	Hold off time base selector for



	T			generator 13
				generator 13
254	GEN_HOLD_COUNT12	RW	0- 1023	Hold off setting for generator 13
255	GEN_HOLD_BASE13	RW	0-3	Hold off time base selector for generator 14
256	GEN_HOLD_COUNT13	RW	0- 1023	Hold off setting for generator 14
257	GEN_HOLD_BASE14	RW	0-3	Hold off time base selector for generator 15
258	GEN_HOLD_COUNT14	RW	0- 1023	Hold off setting for generator 15
259	GEN_HOLD_BASE15	RW	0-3	Hold off time base selector for generator 16
260	GEN_HOLD_COUNT15	RW	0- 1023	Hold off setting for generator 16
261	GEN_EDGE_SEL0	RW	0-2	Edge selector for generator 1
262	GEN_EDGE_SEL1	RW	0-2	Edge selector for generator 2
263	GEN_EDGE_SEL2	RW	0-2	Edge selector for generator 3
264	GEN_EDGE_SEL3	RW	0-2	Edge selector for generator 4
265	GEN_EDGE_SEL4	RW	0-2	Edge selector for generator 5
266	GEN_EDGE_SEL5	RW	0-2	Edge selector for generator 6
267	GEN_EDGE_SEL6	RW	0-2	Edge selector for generator 7
268	GEN_EDGE_SEL7	RW	0-2	Edge selector for generator 8
269	GEN_EDGE_SEL8	RW	0-2	Edge selector for generator 9
270	GEN_EDGE_SEL9	RW	0-2	Edge selector for generator 10
271	GEN_EDGE_SEL10	RW	0-2	Edge selector for generator 11
272	GEN_EDGE_SEL11	RW	0-2	Edge selector for generator 12
273	GEN_EDGE_SEL12	RW	0-2	Edge selector for generator 13
274	GEN_EDGE_SEL13	RW	0-2	Edge selector for generator 14
275	GEN_EDGE_SEL14	RW	0-2	Edge selector for generator 15
276	GEN_EDGE_SEL15	RW	0-2	Edge selector for generator 16
277	POLARITY_SEL0	RW	0-1	Polarity selector for input TR1
278	POLARITY_SEL1	RW	0-1	Polarity selector for input TR2
279	POLARITY_SEL2	RW	0-1	Polarity selector for input TR3
280	POLARITY_SEL3	RW	0-1	Polarity selector for input TR4
281	POLARITY_SEL4	RW	0-1	Polarity selector for input TR5
			<u></u>	<u> </u>



283	POLARITY_SEL6	RW	0-1	Polarity selector for input TR7
284	POLARITY_SEL7	RW	0-1	Polarity selector for input TR8
285	DRIVE_TIME0	R	0- 65535	Measured driving time for light output LD1
286	DRIVE_TIME1	R	0- 65535	Measured driving timer for light output LD2
287	DRIVE_TIME2	R	0- 65535	Measured driving time for light output LD3
288	DRIVE_TIME3	R	0- 65535	Measured driving timer for light output LD4
289	DRIVE_TIME4	R	0- 65535	Measured driving time for light output LD5
290	DRIVE_TIME5	R	0- 65535	Measured driving timer for light output LD6
291	DRIVE_TIME6	R	0- 65535	Measured driving time for light output LD7
292	DRIVE_TIME7	R	0- 65535	Measured driving timer for light output LD8
293	CUR_RED_DELAY0	RW	0- 60000	Current reduction delay for light output LD1
294	CUR_RED_VALUE0	RW	0-100	Current reduction percentage for light output LD1
295	CUR_RED_DELAY1	RW	0- 60000	Current reduction delay for light output LD2
296	CUR_RED_VALUE1	RW	0-100	Current reduction percentage for light output LD2
297	CUR_RED_DELAY2	RW	0- 60000	Current reduction delay for light output LD3
298	CUR_RED_VALUE2	RW	0-100	Current reduction percentage for light output LD3
299	CUR_RED_DELAY3	RW	0- 60000	Current reduction delay for light output LD4
300	CUR_RED_VALUE3	RW	0-100	Current reduction percentage for light output LD4
301	CUR_RED_DELAY4	RW	0- 60000	Current reduction delay for light output LD5
302	CUR_RED_VALUE4	RW	0-100	Current reduction percentage for light output LD5
303	CUR_RED_DELAY5	RW	0- 60000	Current reduction delay for light output LD6
304	CUR_RED_VALUE5	RW	0-100	Current reduction percentage for light output LD6



305	CUR_RED_DELAY6	RW	0- 60000	Current reduction delay for light output LD7
306	CUR_RED_VALUE6	RW	0-100	Current reduction percentage for light output LD7
307	CUR_RED_DELAY7	RW	0- 60000	Current reduction delay for light output LD8
308	CUR_RED_VALUE7	RW	0-100	Current reduction percentage for light output LD8
309	SOFTWARE_TRIGGER	RW	0-15	Software trigger
310	UNUSED	N/A	N/A	
311	UNUSED	N/A	N/A	
312	UNUSED	N/A	N/A	
313	UNUSED	N/A	N/A	
314	UNUSED	N/A	N/A	
315	UNUSED	N/A	N/A	
316	UNUSED	N/A	N/A	
317	UNUSED	N/A	N/A	
318	UNUSED	N/A	N/A	
319	CAL_GEN_CUR_LOW_MUL0	R	0- 65535	Calibration constant
320	CAL_GEN_CUR_LOW_ADD0	R	0- 65535	Calibration constant
321	CAL_GEN_CUR_LOW_MUL1	R	0- 65535	Calibration constant
322	CAL_GEN_CUR_LOW_ADD1	R	0- 65535	Calibration constant
323	CAL_GEN_CUR_LOW_MUL2	R	0- 65535	Calibration constant
324	CAL_GEN_CUR_LOW_ADD2	R	0- 65535	Calibration constant
325	CAL_GEN_CUR_LOW_MUL3	R	0- 65535	Calibration constant
326	CAL_GEN_CUR_LOW_ADD3	R	0- 65535	Calibration constant
327	CAL_GEN_CUR_LOW_MUL4	R	0- 65535	Calibration constant
328	CAL_GEN_CUR_LOW_ADD4	R	0- 65535	Calibration constant
329	CAL_GEN_CUR_LOW_MUL5	R	0- 65535	Calibration constant



330	CAL_GEN_CUR_LOW_ADD5	R	0- 65535	Calibration constant
331	CAL_GEN_CUR_LOW_MUL6	R	0- 65535	Calibration constant
332	CAL_GEN_CUR_LOW_ADD6	R	0- 65535	Calibration constant
333	CAL_GEN_CUR_LOW_MUL7	R	0- 65535	Calibration constant
334	CAL_GEN_CUR_LOW_ADD7	R	0- 65535	Calibration constant
335	CAL_GEN_CUR_MID_MUL0	R	0- 65535	Calibration constant
336	CAL_GEN_CUR_ MID_ADD0	R	0- 65535	Calibration constant
337	CAL_GEN_CUR_ MID_MUL1	R	0- 65535	Calibration constant
338	CAL_GEN_CUR_ MID_ADD1	R	0- 65535	Calibration constant
339	CAL_GEN_CUR_ MID_MUL2	R	0- 65535	Calibration constant
340	CAL_GEN_CUR_ MID_ADD2	R	0- 65535	Calibration constant
341	CAL_GEN_CUR_ MID_MUL3	R	0- 65535	Calibration constant
342	CAL_GEN_CUR_ MID_ADD3	R	0- 65535	Calibration constant
343	CAL_GEN_CUR_ MID_MUL4	R	0- 65535	Calibration constant
344	CAL_GEN_CUR_ MID_ADD4	R	0- 65535	Calibration constant
345	CAL_GEN_CUR_ MID_MUL5	R	0- 65535	Calibration constant
346	CAL_GEN_CUR_ MID_ADD5	R	0- 65535	Calibration constant
347	CAL_GEN_CUR_ MID_MUL6	R	0- 65535	Calibration constant
348	CAL_GEN_CUR_ MID_ADD6	R	0- 65535	Calibration constant
349	CAL_GEN_CUR_ MID_MUL7	R	0- 65535	Calibration constant
350	CAL_GEN_CUR_ MID_ADD7	R	0- 65535	Calibration constant



351	CAL_GEN_CUR_HIGH_MUL0	R	0-	Calibration constant
			65535	
352	CAL_GEN_CUR_HIGH_ADD0	R	0- 65535	Calibration constant
353	CAL_GEN_CUR_HIGH_MUL1	R	0- 65535	Calibration constant
354	CAL_GEN_CUR_HIGH_ADD1	R	0- 65535	Calibration constant
355	CAL_GEN_CUR_HIGH_MUL2	R	0- 65535	Calibration constant
356	CAL_GEN_CUR_HIGH_ADD2	R	0- 65535	Calibration constant
357	CAL_GEN_CUR_HIGH_MUL3	R	0- 65535	Calibration constant
358	CAL_GEN_CUR_HIGH_ADD3	R	0- 65535	Calibration constant
359	CAL_GEN_CUR_HIGH_MUL4	R	0- 65535	Calibration constant
360	CAL_GEN_CUR_HIGH_ADD4	R	0- 65535	Calibration constant
361	CAL_GEN_CUR_HIGH_MUL5	R	0- 65535	Calibration constant
362	CAL_GEN_CUR_HIGH_ADD5	R	0- 65535	Calibration constant
363	CAL_GEN_CUR_HIGH_MUL6	R	0- 65535	Calibration constant
364	CAL_GEN_CUR_HIGH_ADD6	R	0- 65535	Calibration constant
365	CAL_GEN_CUR_HIGH_MUL7	R	0- 65535	Calibration constant
366	CAL_GEN_CUR_HIGH_ADD7	R	0- 65535	Calibration constant
367	CAL_MES_CUR_LOW_MUL0	R	0- 65535	Calibration constant
368	CAL_MES_CUR_LOW_ADD0	R	0- 65535	Calibration constant
369	CAL_MES_CUR_LOW_MUL1	R	0- 65535	Calibration constant
370	CAL_MES_CUR_LOW_ADD1	R	0- 65535	Calibration constant
371	CAL_MES_CUR_LOW_MUL2	R	0- 65535	Calibration constant



			ı	T
372	CAL_MES_CUR_LOW_ADD2	R	0- 65535	Calibration constant
373	CAL_MES_CUR_LOW_MUL3	R	0- 65535	Calibration constant
374	CAL_MES_CUR_LOW_ADD3	R	0- 65535	Calibration constant
375	CAL_MES_CUR_LOW_MUL4	R	0- 65535	Calibration constant
376	CAL_MES_CUR_LOW_ADD4	R	0- 65535	Calibration constant
377	CAL_MES_CUR_LOW_MUL5	R	0- 65535	Calibration constant
378	CAL_MES_CUR_LOW_ADD5	R	0- 65535	Calibration constant
379	CAL_MES_CUR_LOW_MUL6	R	0- 65535	Calibration constant
380	CAL_MES_CUR_LOW_ADD6	R	0- 65535	Calibration constant
381	CAL_MES_CUR_LOW_MUL7	R	0- 65535	Calibration constant
382	CAL_MES_CUR_LOW_ADD7	R	0- 65535	Calibration constant
383	CAL_MES_CUR_MID_MUL0	R	0- 65535	Calibration constant
384	CAL_MES_CUR_MID_ADD0	R	0- 65535	Calibration constant
385	CAL_MES_CUR_MID_MUL1	R	0- 65535	Calibration constant
386	CAL_MES_CUR_MID_ADD1	R	0- 65535	Calibration constant
387	CAL_MES_CUR_MID_MUL2	R	0- 65535	Calibration constant
388	CAL_MES_CUR_MID_ADD2	R	0- 65535	Calibration constant
389	CAL_MES_CUR_MID_MUL3	R	0- 65535	Calibration constant
390	CAL_MES_CUR_MID_ADD3	R	0- 65535	Calibration constant
391	CAL_MES_CUR_MID_MUL4	R	0- 65535	Calibration constant
392	CAL_MES_CUR_MID_ADD4	R	0- 65535	Calibration constant



393	CAL_MES_CUR_MID_MUL5	R	0- 65535	Calibration constant
394	CAL_MES_CUR_MID_ADD5	R	0- 65535	Calibration constant
395	CAL_MES_CUR_MID_MUL6	R	0- 65535	Calibration constant
396	CAL_MES_CUR_MID_ADD6	R	0- 65535	Calibration constant
397	CAL_MES_CUR_MID_MUL7	R	0- 65535	Calibration constant
398	CAL_MES_CUR_MID_ADD7	R	0- 65535	Calibration constant
399	CAL_MES_CUR_HIGH_MUL0	R	0- 65535	Calibration constant
400	CAL_MES_CUR_HIGH_ADD0	R	0- 65535	Calibration constant
401	CAL_MES_CUR_HIGH_MUL1	R	0- 65535	Calibration constant
402	CAL_MES_CUR_HIGH_ADD1	R	0- 65535	Calibration constant
403	CAL_MES_CUR_HIGH_MUL2	R	0- 65535	Calibration constant
404	CAL_MES_CUR_HIGH_ADD2	R	0- 65535	Calibration constant
405	CAL_MES_CUR_HIGH_MUL3	R	0- 65535	Calibration constant
406	CAL_MES_CUR_HIGH_ADD3	R	0- 65535	Calibration constant
407	CAL_MES_CUR_HIGH_MUL4	R	0- 65535	Calibration constant
408	CAL_MES_CUR_HIGH_ADD4	R	0- 65535	Calibration constant
409	CAL_MES_CUR_HIGH_MUL5	R	0- 65535	Calibration constant
410	CAL_MES_CUR_HIGH_ADD5	R	0- 65535	Calibration constant
411	CAL_MES_CUR_HIGH_MUL6	R	0- 65535	Calibration constant
412	CAL_MES_CUR_HIGH_ADD6	R	0- 65535	Calibration constant
413	CAL_MES_CUR_HIGH_MUL7	R	0- 65535	Calibration constant



414	CAL_MES_CUR_HIGH_ADD7	R	0- 65535	Calibration constant
415	CAL_MES_VLT_MUL0	R	0- 65535	Calibration constant
416	CAL_MES_VLT_ADD0	R	0- 65535	Calibration constant
417	CAL_MES_VLT_MUL1	R	0- 65535	Calibration constant
418	CAL_MES_VLT_ADD1	R	0- 65535	Calibration constant
419	CAL_MES_VLT_MUL2	R	0- 65535	Calibration constant
420	CAL_MES_VLT_ADD2	R	0- 65535	Calibration constant
421	CAL_MES_VLT_MUL3	R	0- 65535	Calibration constant
422	CAL_MES_VLT_ADD3	R	0- 65535	Calibration constant
423	CAL_MES_VLT_MUL4	R	0- 65535	Calibration constant
424	CAL_MES_VLT_ADD4	R	0- 65535	Calibration constant
425	CAL_MES_VLT_MUL5	R	0- 65535	Calibration constant
426	CAL_MES_VLT_ADD5	R	0- 65535	Calibration constant
427	CAL_MES_VLT_MUL6	R	0- 65535	Calibration constant
428	CAL_MES_VLT_ADD6	R	0- 65535	Calibration constant
429	CAL_MES_VLT_MUL7	R	0- 65535	Calibration constant
430	CAL_MES_VLT_ADD7	R	0- 65535	Calibration constant
431	CAL_MES_VLT_SUP_MUL	R	0- 65535	Calibration constant
432	CAL_MES_VLT_SUP_ADD	R	0- 65535	Calibration constant
433	CAL_UNLOCK_CODE0	R	0- 65535	Unlock code 0 for the calibration constants
434	CAL_UNLOCK_CODE1	R	0- 65535	Unlock code 1 for the calibration constants



435-510	RESERVED	N/A	N/A	Reserved for future use
511	BOARD_COMMAND	RW	0-3	Board command

Table 17: controller register file

As indicated in the table, most of the registers can be both read and written (type RW), some registers are read only (type R) and some others are unused or reserved (type N/A). Registers marked as unused or reserved must not be accessed, either in reading and writing, at any time. Failure to comply with this requirement may lead to device malfunction. The accessible registers are described in the following sections.

Changes to the register file are not saved in non-volatile memory until a specific command is issued to the controller. See the description of register **BOARD_COMMAND** in the next sections for more information on this subject.

In the following sections, the 0x prefix is used to denote a hexadecimal number. The prefix 0x is used in C and related languages.

14.2.1. Register DEVICE_TYPE

This register contains the device type. This information is encoded as a 16-bit unsigned number. For the standard LTDVE8CH-20 the device type is 0x0008.

14.2.2. Register BOOT VERSION

This register contains the bootloader firmware version for the microcontroller. This information is encoded as a 16-bit unsigned number.

14.2.3. Register MCU_VERSION

This register contains the application firmware version for the microcontroller. This information is encoded as a 16-bit unsigned number.

14.2.4. Register FPGA_VERSION

This register contains the FPGA firmware version. This information is encoded as a 16-bit unsigned number.

14.2.5. Register BOARD_VERSION

This register contains the board version. This information is encoded as a 16-bit unsigned number.

14.2.6. Register OSC_PERIOD

Bits [9:0] of this register contain the period of the internal oscillator. The information is expressed in ms. Allowed values are in the range from 10 (corresponding to 100 Hz) up to 1000 (corresponding to 1 Hz). Default value is 200 (corresponding to 5 Hz). Avoid operation with non-allowed values.

Bit field [15:10] of this register is unused. When writing these bits, they must be set to zero.

14.2.7. Registers FILTER_SEL[0-7]

Each bit field [2:0] of these eight registers selects the time constant for filtering the relevant input signal.

- FILTER_SEL0: filter setting for input TR1
- FILTER_SEL1: filter setting for input TR2



- FILTER SEL2: filter setting for input TR3
- FILTER SEL3: filter setting for input TR4
- FILTER_SEL4: filter setting for input TR5
- FILTER SEL5: filter setting for input TR6
- FILTER SEL6: filter setting for input TR7
- FILTER SEL7: filter setting for input TR8

Allowed values are in the range from 0 to 6 and are listed below. Avoid operation with non-listed values.

- When 0x0 filter is disabled (pass through) (default value)
- When 0x1 filter is enabled with a 10 µs time constant
- When 0x2 filter is enabled with a 20 μs time constant
- When 0x3 filter is enabled with a 50 µs time constant
- When 0x4 filter is enabled with a 100 μs time constant
- When 0x5 filter is enabled with a 200 μs time constant
- When 0x6 filter is enabled with a 500 µs time constant

Bit fields [15:3] of these registers are unused. When writing these bits, they must be set to zero.

14.2.8. Registers INPUT_SEL[0-15]

Each bit field [8:0] of these sixteen registers is the selector of the relevant input multiplexer. Each input multiplexer feeds a dedicated pulse generator.

- INPUT SEL0: setting of input multiplexer 0
- INPUT_SEL1: setting of input multiplexer 1
- INPUT_SEL2: setting of input multiplexer 2
- INPUT_SEL3: setting of input multiplexer 3
- INPUT_SEL4: setting of input multiplexer 4
- INPUT_SEL5: setting of input multiplexer 5
- INPUT SEL6: setting of input multiplexer 6
- **INPUT SEL7**: setting of input multiplexer 7
- **INPUT SEL8**: setting of input multiplexer 8
- INPUT_SEL9: setting of input multiplexer 9
- INPUT_SEL10: setting of input multiplexer 10
- INPUT_SEL11: setting of input multiplexer 11
- INPUT SEL12: setting of input multiplexer 12
- INPUT SEL13: setting of input multiplexer 13
- INPUT SEL14: setting of input multiplexer 14
- INPUT_SEL15: setting of input multiplexer 15

Allowed values are listed below. Avoid operation with non-listed values.



- When 0x0000 the input multiplexer is disabled (default value)
- When 0x0001 the filtered TR1 input is selected
- When 0x0002 the filtered TR2 input is selected
- When 0x0004 the filtered TR3 input is selected
- When 0x0008 the filtered TR4 input is selected
- When 0x0010 the filtered TR5 input is selected
- When 0x0020 the filtered TR6 input is selected
- When 0x0040 the filtered TR7 input is selected
- When 0x0080 the filtered TR8 input is selected
- When 0x0100 the free running oscillator is selected
- When 0x0200 the software trigger SW1 is selected
- When 0x0400 the software trigger SW2 is selected
- When 0x0800 the software trigger SW3 is selected
- When 0x1000 the software trigger SW4 is selected

Bit fields [15:13] of these registers are unused. When writing these bits, they must be set to zero.

14.2.9. Registers GEN_DELAY_BASE[0-15]

Each bit field [1:0] of these sixteen registers holds the time base selector for the generation of the pulse delay in the relevant pulse generator.

- GEN_DELAY_BASE0: time base selector for generation of pulse delay in generator 1
- GEN DELAY BASE1: time base selector for generation of pulse delay in generator 2
- **GEN_DELAY_BASE2**: time base selector for generation of pulse delay in generator 3
- GEN_DELAY_BASE3: time base selector for generation of pulse delay in generator 4
- GEN_DELAY_BASE4: time base selector for generation of pulse delay in generator 5
- GEN DELAY BASE5: time base selector for generation of pulse delay in generator 6
- **GEN DELAY BASE6**: time base selector for generation of pulse delay in generator 7
- GEN DELAY BASE7: time base selector for generation of pulse delay in generator 8
- GEN DELAY BASE8: time base selector for generation of pulse delay in generator 9
- GEN_DELAY_BASE9: time base selector for generation of pulse delay in generator 10
- GEN_DELAY_BASE10: time base selector for generation of pulse delay in generator 11
- GEN_DELAY_BASE11: time base selector for generation of pulse delay in generator 12
- GEN DELAY BASE12: time base selector for generation of pulse delay in generator 13
- GEN_DELAY_BASE13: time base selector for generation of pulse delay in generator 14
- **GEN_DELAY_BASE14**: time base selector for generation of pulse delay in generator 15
- GEN DELAY BASE15: time base selector for generation of pulse delay in generator 16

Allowed values are in the range from 0 to 3 and are listed below. Avoid operation with non-listed values.



- When 0x0 a time base of 1 µs is selected (default value)
- When 0x1 a time base of 10 µs is selected
- When 0x2 a time base of 100 µs is selected
- When 0x3 a time base of 1000 µs is selected

Bit fields [15:2] of these registers are unused. When writing these bits, they must be set to zero.

14.2.10. Registers GEN_DELAY_COUNT[0-15]

Each bit field [9:0] of these sixteen registers holds the actual count for the generation of the pulse delay in the relevant pulse generator.

- GEN_DELAY_COUNT0: pulse delay setting for generator 1
- GEN_DELAY_COUNT1: pulse delay setting for generator 2
- **GEN_DELAY_COUNT2**: pulse delay setting for generator 3
- GEN DELAY COUNT3: pulse delay setting for generator 4
- **GEN DELAY COUNT4**: pulse delay setting for generator 5
- **GEN DELAY COUNT5**: pulse delay setting for generator 6
- GEN_DELAY_COUNT6: pulse delay setting for generator 7
- **GEN DELAY COUNT7**: pulse delay setting for generator 8
- GEN_DELAY_COUNT8: pulse delay setting for generator 9
- **GEN DELAY COUNT9**: pulse delay setting for generator 10
- GEN_DELAY_COUNT10: pulse delay setting for generator 11
- **GEN DELAY COUNT11**: pulse delay setting for generator 12
- **GEN_DELAY_COUNT12**: pulse delay setting for generator 13
- GEN DELAY COUNT13: pulse delay setting for generator 14
- GEN_DELAY_COUNT14: pulse delay setting for generator 15
- GEN DELAY COUNT15: pulse delay setting for generator 16

Allowed values are in the range from 0 (default value) to 1023 (maximum value). Avoid operation with non-allowed values.

According to the time base selected in register **GEN_DELAY_BASE**[x] and the count set in **GEN_DELAY_COUNT**[x], the pulse delay may be calculated using the following formula:

Delay[x] [\mus] = value(GEN_DELAY_BASE[x]) * value(GEN_DELAY_COUNT[x])

The pulse delay may range from 0 µs to 1,023,000 µs with variable absolute resolution.

Bit fields [15:10] of these registers are unused. When writing these bits, they must be set to zero.

14.2.11. Registers GEN_WIDTH_BASE[0-15]

Each bit field [1:0] of these sixteen registers holds the time base selector for the generation of the pulse width in the relevant pulse generator.

- GEN_WIDTH_BASE0: time base selector for generation of pulse width in generator 1
- **GEN_WIDTH_BASE1**: time base selector for generation of pulse width in generator 2
- **GEN_WIDTH_BASE2**: time base selector for generation of pulse width in generator 3



- GEN WIDTH BASE3: time base selector for generation of pulse width in generator 4
- **GEN_WIDTH_BASE4**: time base selector for generation of pulse width in generator 5
- **GEN WIDTH BASE5**: time base selector for generation of pulse width in generator 6
- **GEN_WIDTH_BASE6**: time base selector for generation of pulse width in generator 7
- GEN_WIDTH_BASE7: time base selector for generation of pulse width in generator 8
- **GEN WIDTH BASE8**: time base selector for generation of pulse width in generator 9
- **GEN_WIDTH_BASE9**: time base selector for generation of pulse width in generator 10
- GEN WIDTH BASE10: time base selector for generation of pulse width in generator 11
- **GEN WIDTH BASE11**: time base selector for generation of pulse width in generator 12
- **GEN WIDTH BASE12**: time base selector for generation of pulse width in generator 13
- GEN_WIDTH_BASE13: time base selector for generation of pulse width in generator 14
- GEN WIDTH BASE14: time base selector for generation of pulse width in generator 15
- **GEN WIDTH BASE15**: time base selector for generation of pulse width in generator 16

Allowed values are in the range from 0 to 3 and are listed below. Avoid operation with non-listed values.

- When 0x0 a time base of 1 µs is selected (default value)
- When 0x1 a time base of 10 µs is selected
- When 0x2 a time base of 100 µs is selected
- When 0x3 a time base of 1000 µs is selected

Bit fields [15:2] of these registers are unused. When writing these bits, they must be set to zero.

14.2.12. Registers GEN_WIDTH_COUNT[0-15]

Each bit field [9:0] of these sixteen registers holds the actual count for the generation of the pulse width in the relevant pulse generator.

- GEN WIDTH COUNTO: pulse width setting for generator 1
- **GEN_WIDTH_COUNT1**: pulse width setting for generator 2
- **GEN_WIDTH_COUNT2**: pulse width setting for generator 3
- **GEN WIDTH COUNT3**: pulse width setting for generator 4
- **GEN WIDTH COUNT4**: pulse width setting for generator 5
- **GEN_WIDTH_COUNT5**: pulse width setting for generator 6
- GEN_WIDTH_COUNT6: pulse width setting for generator 7
- GEN WIDTH COUNT7: pulse width setting for generator 8
- GEN_WIDTH_COUNT8: pulse width setting for generator 9
- **GEN_WIDTH_COUNT9**: pulse width setting for generator 10
- **GEN_WIDTH_COUNT10**: pulse width setting for generator 11
- **GEN_WIDTH_COUNT11**: pulse width setting for generator 12
- **GEN_WIDTH_COUNT12**: pulse width setting for generator 13



- GEN_WIDTH_COUNT13: pulse width setting for generator 14
- GEN_WIDTH_COUNT14: pulse width setting for generator 15
- **GEN WIDTH COUNT15**: pulse width setting for generator 16

Allowed values are in the range from 1 (default value) to 1023 (maximum value). Avoid operation with non-allowed values.

According to the time base selected in register **GEN_WIDTH_BASE**[x] and the count set in **GEN_WIDTH_COUNT**[x], the pulse width may be calculated using the following formula:

Width[x] [\mu s] = value(GEN_WIDTH_BASE[x]) * value(GEN_WIDTH_COUNT[x])

The pulse width may range from 1 µs to 1,023,000 µs with variable absolute resolution.

Bit fields [15:10] of these registers are unused. When writing these bits, they must be set to zero.

14.2.13. Registers OUTPUT_SEL_HI[0-15]

The output multiplexers are used to route the internal signals to the light outputs and synchronization outputs. Each output multiplexer has an independent selector.

The selector of a specific output multiplexer is a 32 bits binary number, split on a pair of contiguous Modbus registers named **OUTPUT_SEL_HI**[x] and **OUTPUT_SEL_LO**[x].

The **OUTPUT_SEL_HI**[x] registers contain the upper sixteen bits of the selectors, while the **OUTPUT_SEL_LO**[x] registers contain the remaining lower sixteen bits of the selectors.

- OUT_SEL_HIO: upper sixteen bits of output multiplexer 1 selector (light LD1)
- OUT_SEL_HI1: upper sixteen bits of output multiplexer 2 selector (light LD2)
- OUT_SEL_HI2: upper sixteen bits of output multiplexer 3 selector (light LD3)
- OUT_SEL_HI3: upper sixteen bits of output multiplexer 4 selector (light LD4)
- OUT_SEL_HI4: upper sixteen bits of output multiplexer 5 selector (light LD5)
- OUT_SEL_HI5: upper sixteen bits of output multiplexer 6 selector (light LD6)
- OUT_SEL_HI6: upper sixteen bits of output multiplexer 7 selector (light LD7)
- OUT_SEL_HI7: upper sixteen bits of output multiplexer 8 selector (light LD8)
- OUT_SEL_HI8: upper sixteen bits of output multiplexer 9 selector (sync. output SH1)
- **OUT SEL HI9**: upper sixteen bits of output multiplexer 10 selector (sync. output SH2)
- **OUT SEL HI10**: upper sixteen bits of output multiplexer 11 selector (sync. output SH3)
- OUT_SEL_HI11: upper sixteen bits of output multiplexer 12 selector (sync. output SH4)
- OUT_SEL_HI12: upper sixteen bits of output multiplexer 13 selector (sync. output SH5)
- OUT_SEL_HI13: upper sixteen bits of output multiplexer 14 selector (sync. output SH6)
- OUT_SEL_HI14: upper sixteen bits of output multiplexer 15 selector (sync. output SH7)
- OUT SEL HI15: upper sixteen bits of output multiplexer 16 selector (sync. output SH8)

Allowed values for the selectors of the output multiplexers are listed below. Avoid operation with non-listed values.

- When 0x0000:0000 the output multiplexer is disabled (default value)
- When 0x0000:0001 pulse generator 1 output is selected
- When 0x0000:0002 pulse generator 2 output is selected



- When 0x0000:0004 pulse generator 3 output is selected
- When 0x0000:0008 pulse generator 4 output is selected
- When 0x0000:0010 pulse generator 5 output is selected
- When 0x0000:0020 pulse generator 6 output is selected
- When 0x0000:0040 pulse generator 7 output is selected
- When 0x0000:0080 pulse generator 8 output is selected
- When 0x0000:0100 pulse generator 9 output is selected
- When 0x0000:0200 pulse generator 10 output is selected
- When 0x0000:0400 pulse generator 11 output is selected
- When 0x0000:0800 pulse generator 12 output is selected
- When 0x0000:1000 pulse generator 13 output is selected
- When 0x0000:2000 pulse generator 14 output is selected
- When 0x0000:4000 pulse generator 15 output is selected
- When 0x0000:8000 pulse generator 16 output is selected
- When 0x0001:0000 filtered input TR1 is selected
- When 0x0002:0000 filtered input TR2 is selected
- When 0x0004:0000 filtered input TR3 is selected
- When 0x0008:0000 filtered input TR4 is selected
- When 0x0010:0000 filtered input TR5 is selected
- When 0x0020:0000 filtered input TR6 is selected
- When 0x0040:0000 filtered input TR7 is selected
- When 0x0080:0000 filtered input TR8 is selected
- When 0x0100:0000 the output is always active (continuous)

Bit fields [15:9] of **OUTPUT_SEL_HI[**x**]** registers are unused. When writing these bits, they must be set to zero.

14.2.14. Registers OUTPUT_SEL_LO[0-15]

The output multiplexers are used to route the internal signals to the light outputs and synchronization outputs. Each output multiplexer has an independent selector.

The selector of a specific output multiplexer is a 32 bits binary number, split on a pair of contiguous Modbus registers named **OUTPUT_SEL_HI**[x] and **OUTPUT_SEL_LO**[x].

The **OUTPUT_SEL_HI**[x] registers contain the upper sixteen bits of the selectors, while the **OUTPUT_SEL_LO**[x] registers contain the remaining lower sixteen bits of the selectors.

- OUT_SEL_LO0: lower sixteen bits of output multiplexer 1 selector (light LD1)
- OUT SEL LO1: lower sixteen bits of output multiplexer 2 selector (light LD2)
- OUT SEL LO2: lower sixteen bits of output multiplexer 3 selector (light LD3)
- OUT SEL LO3: lower sixteen bits of output multiplexer 4 selector (light LD4)
- OUT_SEL_LO4: lower sixteen bits of output multiplexer 5 selector (light LD5)



- OUT_SEL_LO5: lower sixteen bits of output multiplexer 6 selector (light LD6)
- OUT_SEL_LO6: lower sixteen bits of output multiplexer 7 selector (light LD7)
- OUT_SEL_LO7: lower sixteen bits of output multiplexer 8 selector (light LD8)
- **OUT SEL LO8**: lower sixteen bits of output multiplexer 9 selector (sync. output SH1)
- OUT_SEL_LO9: lower sixteen bits of output multiplexer 10 selector (sync. output SH2)
- **OUT SEL LO10**: lower sixteen bits of output multiplexer 11 selector (sync. output SH3)
- OUT_SEL_LO11: lower sixteen bits of output multiplexer 12 selector (sync. output SH4)
- **OUT SEL LO12**: lower sixteen bits of output multiplexer 13 selector (svnc. output SH5)
- OUT SEL LO13: lower sixteen bits of output multiplexer 14 selector (sync. output SH6)
- OUT SEL LO14: lower sixteen bits of output multiplexer 15 selector (sync. output SH7)
- OUT_SEL_LO15: lower sixteen bits of output multiplexer 16 selector (sync. output SH8)

Allowed values for the selectors of the output multiplexers are listed in <u>section 14.2.13</u>, along with a description of the **OUTPUT_SEL_HI**[x] registers. Avoid operation with non-listed values.

14.2.15. Registers PRT_CNT_ON[0-7]

Each bit field [7:0] of these eight registers holds the maximum turn-on time for light outputs LD1, LD2, LD3, LD4, LD5, LD6, LD7 and LD8.

- PRT_CNT_ON0: maximum turn-on time for light output LD1
- PRT_CNT_ON1: maximum turn-on time for light output LD2
- PRT CNT ON2: maximum turn-on time for light output LD3
- PRT CNT ON3: maximum turn-on time for light output LD4
- PRT_CNT_ON4: maximum turn-on time for light output LD5
- PRT CNT ON5: maximum turn-on time for light output LD6
- PRT CNT ON6: maximum turn-on time for light output LD7
- PRT_CNT_ON7: maximum turn-on time for light output LD8

Allowed values are in the range from 1 (default value) to 255 (maximum value) and are expressed in ms, so the maximum turn-on time can range from 1 ms to 255 ms with a resolution of 1 ms. Avoid operation with non-allowed values.

Bit fields [15:8] of these registers are unused. When writing these bits, they must be set to zero.

14.2.16. Registers PRT_ENA_ON[0-7]

Bit 0 of these eight registers holds the enable flag for the limitation of turn-on time for light outputs LD1, LD2, LD3, LD4, LD5, LD6, LD7 and LD8.

- PRT ENA ON0: enable flag for the limitation of turn-on time for light output LD1
- PRT_ENA_ON1: enable flag for the limitation of turn-on time for light output LD2
- PRT_ENA_ON2: enable flag for the limitation of turn-on time for light output LD3
- PRT ENA ON3: enable flag for the limitation of turn-on time for light output LD4
- PRT ENA ON4: enable flag for the limitation of turn-on time for light output LD5
- PRT_ENA_ON5: enable flag for the limitation of turn-on time for light output LD6



- PRT_ENA_ON6: enable flag for the limitation of turn-on time for light output LD7
- PRT ENA ON7: enable flag for the limitation of turn-on time for light output LD8

When set to zero the limitation of turn-on time is disabled (default value), when set to one the limitation of turn-on time is enabled.

Bit fields [15:1] of these registers are unused. When writing these bits, they must be set to zero.

14.2.17. Registers PRT_CNT_OFF[0-7]

Each bit field [7:0] of these eight registers holds the minimum turn-off time for light outputs LD1, LD2, LD3, LD4, LD5, LD6, LD7 and LD8.

- PRT_CNT_OFF0: minimum turn-off time for light output LD1
- PRT CNT OFF1: minimum turn-off time for light output LD2
- PRT_CNT_OFF2: minimum turn-off time for light output LD3
- PRT_CNT_OFF3: minimum turn-off time for light output LD4
- PRT_CNT_OFF4: minimum turn-off time for light output LD5
- PRT_CNT_OFF5: minimum turn-off time for light output LD6
- PRT_CNT_OFF6: minimum turn-off time for light output LD7
- PRT_CNT_OFF7: minimum turn-off time for light output LD8

Allowed values are in the range from 1 (default value) to 255 (maximum value) and are expressed in ms, so the minimum turn-off time can range from 1 ms to 255 ms with a resolution of 1 ms. Avoid operation with non-allowed values.

Bit fields [15:8] of these registers are unused. When writing these bits, they must be set to zero.

14.2.18. Registers PRT_ENA_OFF[0-7]

Bit 0 of these eight registers holds the enable flag for the limitation of turn-off time for light outputs LD1, LD2, LD3, LD4, LD5, LD6, LD7 and LD8.

- PRT ENA OFF0: enable flag for the limitation of turn-off time for light output LD1
- PRT ENA OFF1: enable flag for the limitation of turn-off time for light output LD2
- PRT_ENA_OFF2: enable flag for the limitation of turn-off time for light output LD3
- PRT ENA OFF3: enable flag for the limitation of turn-off time for light output LD4
- PRT_ENA_OFF4: enable flag for the limitation of turn-off time for light output LD5
- PRT ENA OFF5: enable flag for the limitation of turn-off time for light output LD6
- PRT_ENA_OFF6: enable flag for the limitation of turn-off time for light output LD7
- PRT_ENA_OFF7: enable flag for the limitation of turn-off time for light output LD8

When set to zero the limitation of turn-off time is disabled (default value), when set to one the limitation of turn-off time is enabled.

Bit fields [15:1] of these registers are unused. When writing these bits, they must be set to zero.

14.2.19. Registers CUR_RANGE[0-7]

Each bit field [1:0] of these eight registers selects the current range for the relevant light output.

CUR_RANGE0: current range setting for light output LD1



- CUR RANGE1: current range setting for light output LD2
- CUR_RANGE2: current range setting for light output LD3
- CUR_RANGE3: current range setting for light output LD4
- **CUR_RANGE4**: current range setting for light output LD5
- **CUR_RANGE5**: current range setting for light output LD6
- **CUR RANGE6**: current range setting for light output LD7
- CUR RANGE 7: current range setting for light output LD8

Allowed values are in the range from 0 to 3 and are listed below. Avoid operation with non-listed values.

- When 0x0 the automatic current range mode is selected
- When 0x1 the low current range (zero up to 200 mA) is selected
- When 0x2 the mid current range (zero up to 4000 mA) is selected
- When 0x3 the high current range (zero up to 20000 mA) is selected

Bit field [15:2] of this register is unused. When writing these bits, they must be set to zero.

14.2.20. Registers CUR VALUE[0-7]

Each of these eight registers defines the current value for the relevant light output.

- CUR VALUEO: current value setting for light output LD1
- CUR VALUE1: current value setting for light output LD2
- CUR_VALUE2: current value setting for light output LD3
- CUR_VALUE3: current value setting for light output LD4
- CUR VALUE4: current value setting for light output LD5
- CUR_VALUE5: current value setting for light output LD6
- CUR_VALUE6: current value setting for light output LD7
- CUR VALUE7: current value setting for light output LD8

Allowed values for these registers are in the range from zero to 20000, and are expressed in mA. Avoid operation with non-allowed values.

The effective resolution of the generated current depends on the range the required current falls in. Please see section 4.2 for more information.

14.2.21. Register RS485_MODBUS_ADDR

This register contains the Modbus address of the controller for the serial RS485 interface. The default value is 32. Permitted values are in the interval between 1 and 247. Avoid operation with non-allowed values.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.22. Register RS485_LINE_SPEED

Each bit field [2:0] of this register holds the speed setting for the serial RS485 interface.

Allowed values are in the range from 0 to 7 and are listed below. Avoid operation with non-listed



values.

- When 0x0 the selected baud rate is 1200 bits per second
- When 0x1 the selected baud rate is 2800 bits per second
- When 0x2 the selected baud rate is 4800 bits per second
- When 0x3 the selected baud rate is 9600 bits per second (default value)
- When 0x4 the selected baud rate is 19200 bits per second
- When 0x5 the selected baud rate is 38400 bits per second
- When 0x6 the selected baud rate is 57600 bits per second
- When 0x7 the selected baud rate is 115200 bits per second

Bit field [15:3] of this register is unused. When writing these bits, they must be set to zero.

The default value is 3, corresponding to 9600 bits per second. The factory settings can be restored using the INIT button (see <a href="https://creativecommons.org/charge-restored-to-second-to-sec

Note the current firmware supports only 9600 bits per second. Value in this register is therefore forced to the default 3.

14.2.23. Register RS485_LINE_PARITY

Each bit field [1:0] of this register holds the parity setting for the serial RS485 interface.

Allowed values are in the range from 0 to 2 and are listed below. Avoid operation with non-listed values.

- When 0x0 there is no parity bit
- When 0x1 the parity bit is even (default value)
- When 0x2 the parity bit is odd

Bit field [15:2] of this register is unused. When writing these bits, they must be set to zero.

The default value is 1, corresponding to even parity bit. The factory settings can be restored using the INIT button (see chapter 11 for a description of the INIT button functionalities).

Note the current firmware supports only even parity. Value in this register is therefore forced to the default 1.

14.2.24. Registers ETH_MAC_ADDR[0-2]

These registers contain the Ethernet MAC address of the controller.

- ETH MAC ADDR0: bytes 0 and 1 of the Ethernet MAC address
- ETH MAC ADDR1: bytes 2 and 3 of the Ethernet MAC address
- ETH_MAC_ADDR2: bytes 4 and 5 of the Ethernet MAC address

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.25. Registers ETH_HOSTNAME[0-7]

These registers contain the Ethernet host name of the controller.

- ETH_HOSTNAME0: bytes 0 and 1 of the Ethernet host name
- ETH HOSTNAME1: bytes 2 and 3 of the Ethernet host name



- ETH HOSTNAME2: bytes 4 and 5 of the Ethernet host name
- ETH HOSTNAME3: bytes 6 and 7 of the Ethernet host name
- ETH_HOSTNAME4: bytes 8 and 9 of the Ethernet host name
- ETH_HOSTNAME5: bytes 10 and 11 of the Ethernet host name
- ETH HOSTNAME6: bytes 12 and 13 of the Ethernet host name
- ETH HOSTNAME7: bytes 14 and 15 of the Ethernet host name

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.26. Register ETH_DHCP_ENABLE

Bit 0 of this register holds the enable flag for the DHCP.

- When set to 0 the DHCP is disabled (default value)
- When set to 1 the DHCP is enabled

Bit field [15:1] of this register is unused. When writing these bits, they must be set to zero.

14.2.27. Register ETH IP ADDR HI

This register contains the sixteen high order bits of the IP address for Ethernet communication of the controller. These are the bits [31:16]. The default IP address is 192.168.0.32.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.28. Register ETH IP ADDR LO

This register contains the sixteen low order bits of the IP address for Ethernet communication of the controller. These are the bits [15:0]. The default IP address is 192.168.0.32.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.29. Register ETH_SUBNET_MASK_HI

This register contains the sixteen high order bits of the subnet mask for Ethernet communication of the controller. These are the bits [31:16]. The default subnet mask is 255.255.25.0.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.30. Register ETH SUBNET MASK LO

This register contains the sixteen low order bits of the subnet mask for Ethernet communication of the controller. These are the bits [15:0]. The default subnet mask is 255.255.255.0.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.31. Register ETH_DEF_GATEWAY_HI

This register contains the sixteen high order bits of the default gateway for Ethernet communication of the controller. These are the bits [31:16]. The default gateway is 192.168.0.1.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).



14.2.32. Register ETH_DEF_GATEWAY_LO

This register contains the sixteen low order bits of the default gateway for Ethernet communication of the controller. These are the bits [15:0]. The default gateway is 192.168.0.1.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.33. Register ETH_PRI_DNS_HI

This register contains the sixteen high order bits of the primary (preferred) DNS address for Ethernet communication of the controller. These are the bits [31:16]. The primary DNS address is 192.168.0.2.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.34. Register ETH_PRI_DNS_LO

This register contains the sixteen low order bits of the primary (preferred) DNS address for Ethernet communication of the controller. These are the bits [15:0]. The primary DNS address is 192.168.0.2.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.35. Register ETH_SEC_DNS_HI

This register contains the sixteen high order bits of the secondary (alternate) DNS address for Ethernet communication of the controller. These are the bits [31:16]. The secondary DNS address is 192.168.0.2.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.36. Register ETH_SEC_DNS_LO

This register contains the sixteen low order bits of the secondary (alternate) DNS address for Ethernet communication of the controller. These are the bits [15:0]. The secondary DNS address is 192.168.0.2.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.37. Register ETH_MODBUS_ADDR

This register contains the Modbus address of the controller for the Ethernet interface. The default value is 32. Permitted values are in the interval between 1 and 247. Avoid operation with non-allowed values.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.38. Register ETH_MODBUS_TCP_PORT

This register contains the TCP port number for Modbus/TCP communication of the controller. The controller integrates a TCP server that accepts and produces TCP packets containing structured datagrams according to the Modbus/TCP protocol. The default TCP port is 502.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).



14.2.39. Register ETH_MODBUS_UDP_PORT

This register contains the UDP port number for Modbus/UDP communication of the controller. The controller integrates a UDP server that accepts and produces UDP packets containing structured datagrams according to the Modbus/UDP protocol. The default UDP port is 502.

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.40. Registers WEB_PASSWORD[0-3]

These registers contain the web password of the controller.

- WEB_PASSWORD0: bytes 0 and 1 of the web password
- WEB_PASSWORD1: bytes 2 and 3 of the web password
- WEB_PASSWORD2: bytes 4 and 5 of the web password
- WEB_PASSWORD3: bytes 6 and 7 of the web password

The factory settings can be restored using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

14.2.41. Register BOARD_TEMPERATURE[0-3]

The controller integrates four temperature sensors. There is a temperature sensor for every couple of power stages.

- BOARD_TEMPERATURE0: average temperature of LD1 and LD2 power stages
- BOARD_TEMPERATURE1: average temperature of LD3 and LD4 power stages
- BOARD_TEMPERATURE2: average temperature of LD5 and LD6 power stages
- BOARD_TEMPERATURE3: average temperature of LD7 and LD8 power stages

These registers contain the measured temperatures, expressed as signed sixteen bits integers, with a resolution of 0.1 °C. Given a register value, the corresponding actual temperature for a couple of power stages can be calculated as follows:

BoardTemperature[x] [°C] = value(BOARD TEMPERATURE[x]) * 0.1

The average heatsink temperature may be estimated by averaging the temperatures measured by the four temperature sensors. These registers are continuously updated. These registers are read only.

14.2.42. Register REMOTE_TEMPERATURE

The controller allows for the connection of one external temperature sensor (see <u>section 8.4.4</u> for more information).

This register contains the measured temperature, expressed as a signed sixteen bits integer, with a resolution of 0.1 °C. Given the register value, the corresponding actual temperature for the remote sensor can be calculated as follows:

RemoteTemperature [°C] = value(REMOTE TEMPERATURE) * 0.1

In case an external temperature sensor is not connected, the value in the corresponding register is not defined. This register is continuously updated. This register is read only.

14.2.43. Register SUPPLY_VOLTAGE

The controller is capable of measuring the actual incoming supply voltage on the +V PWR wire.



This register contains the measured supply voltage, expressed as an unsigned sixteen bits integer, with a resolution of 0.1 V. Given the register value, the corresponding actual supply voltage for the power stages can be calculated as follows:

The measured value drops to zero if the supply on the +V PWR wire is removed. The register is continuously updated and the value is approximate. This register is read only.

14.2.44. Registers MEASURED_CURRENT[0-7]

The controller is capable of measuring the actual output currents for the eight light outputs.

- MEASURED_CURRENT0: measured current for light output LD1
- MEASURED_CURRENT1: measured current for light output LD2
- MEASURED CURRENT2: measured current for light output LD3
- MEASURED_CURRENT3: measured current for light output LD4
- MEASURED CURRENT4: measured current for light output LD5
- MEASURED_CURRENT5: measured current for light output LD6
- MEASURED_CURRENT6: measured current for light output LD7
- MEASURED_CURRENT7: measured current for light output LD8

These registers contain the measured output currents, expressed as unsigned sixteen bits integers, with a resolution of 1 mA. Given a register value, the corresponding actual current for a light output can be calculated as follows:

MeasuredCurrent[x] [A] = value(MEASURED CURRENT[x]) * 0.001

These registers are updated as long as the outputs are activated. The registers stop being updated when the outputs turn off. These registers are read only.

14.2.45. Registers MEASURED_VOLTAGE[0-7]

The controller is capable of measuring the actual output voltages for the eight light outputs.

- MEASURED_VOLTAGE0: measured voltage for light output LD1
- MEASURED_VOLTAGE1: measured voltage for light output LD2
- MEASURED_VOLTAGE2: measured voltage for light output LD3
- MEASURED VOLTAGE3: measured voltage for light output LD4
- MEASURED_VOLTAGE4: measured voltage for light output LD5
- MEASURED_VOLTAGE5: measured voltage for light output LD6
- MEASURED VOLTAGE6: measured voltage for light output LD7
- MEASURED VOLTAGE7: measured voltage for light output LD8

These registers contain the measured output voltages, expressed as unsigned sixteen bits integers, with a resolution of 0.1 V. Given a register value, the corresponding actual voltage for a light output can be calculated as follows:

MeasuredVoltage[x] [V] = value(MEASURED_VOLTAGE[x]) * 0.1

These registers are updated as long as the outputs are activated. The registers stop being updated when the outputs turn off. These registers are read only.



14.2.46. Register ERROR_WORD

This register contains several error flags in its lower bits. The register may be read and these flags then checked to evaluate the controller health. The meaning of each of the bits is as follows.

- Bit 0: set if supply on the +V PWR wire is missing, reset if supply is present
- Bit 1: set if excessive temperature on LD1 and LD2 output drivers, reset if safe temperature
- Bit 2: set if excessive temperature on LD3 and LD4 output drivers, reset if safe temperature
- Bit 3: set if excessive temperature on LD5 and LD6 output drivers, reset if safe temperature
- Bit 4: set if excessive temperature on LD7 and LD8 output drivers, reset if safe temperature
- Bit 5: set if LD1 output driver has been disabled, reset if LD1 output driver is active
- Bit 6: set if LD2 output driver has been disabled, reset if LD2 output driver is active
- Bit 7: set if LD3 output driver has been disabled, reset if LD3 output driver is active
- Bit 8: set if LD4 output stage has been disabled, reset if LD4 output driver is active
- Bit 9: set if LD5 output driver has been disabled, reset if LD5 output driver is active
- Bit 10: set if LD6 output driver has been disabled, reset if LD6 output driver is active
- Bit 11: set if LD7 output driver has been disabled, reset if LD7 output driver is active
- Bit 12: set if LD8 output driver has been disabled, reset if LD8 output driver is active

When any of the four thermal sensors on the output drivers reports an excessive temperature, the relevant error bit (1, 2, 3, or 4) is set and the relevant couple of output drivers is shut down. This happens when the measured temperature goes above about 90 °C. The same couple of output drivers is then reactivated when the temperature goes below about 80 °C.

When a hardware problem is detected on any of the eight output channels, the relevant error bit (5, 6, 7, 8, 9, 10, 11, 12 or 13) is set and the relevant output driver is permanently disabled. The error condition may be reset by cycling the power supply off and on or by issuing a reboot command to the controller (see <u>chapter 14.2.52</u> more information).

When the supply on the +V PWR wire is missing, the ERR LED is lit with a stable red colour. When an over temperature condition or a hardware problem is detected the ERR LED is lit with a blinking red colour.

Synchronization outputs SH1, SH2, SH3, SH4, SH5, SH6, SH7 and SH8 are never disabled.

The upper bits of this register are unused.

14.2.47. Registers GEN_HOLD_BASE[0-15]

Each bit field [1:0] of these sixteen registers holds the time base selector for the generation of the hold off interval in the relevant pulse generator.

- GEN HOLD BASE0: time base selector for generation of hold off interval in generator 1
- **GEN_HOLD_BASE1**: time base selector for generation of hold off interval in generator 2
- **GEN_HOLD_BASE2**: time base selector for generation of hold off interval in generator 3
- GEN_HOLD_BASE3: time base selector for generation of hold off interval in generator 4
- **GEN_HOLD_BASE4**: time base selector for generation of hold off interval in generator 5
- **GEN_HOLD_BASE5**: time base selector for generation of hold off interval in generator 6
- **GEN_HOLD_BASE6**: time base selector for generation of hold off interval in generator 7



- GEN HOLD BASE7: time base selector for generation of hold off interval in generator 8
- GEN HOLD BASE8: time base selector for generation of hold off interval in generator 9
- GEN HOLD BASE9: time base selector for generation of hold off interval in generator 10
- GEN_HOLD_BASE10: time base selector for generation of hold off interval in generator 11
- **GEN HOLD BASE11**: time base selector for generation of hold off interval in generator 12
- GEN HOLD BASE12: time base selector for generation of hold off interval in generator 13
- GEN HOLD BASE13: time base selector for generation of hold off interval in generator 14
- GEN HOLD BASE14: time base selector for generation of hold off interval in generator 15
- GEN HOLD BASE15: time base selector for generation of hold off interval in generator 16

Allowed values are in the range from 0 to 3 and are listed below. Avoid operation with non-listed values.

- When 0x0 a time base of 1 µs is selected (default value)
- When 0x1 a time base of 10 µs is selected
- When 0x2 a time base of 100 μs is selected
- When 0x3 a time base of 1000 µs is selected

Bit fields [15:2] of these registers are unused. When writing these bits, they must be set to zero.

14.2.48. Registers GEN_HOLD_COUNT[0-15]

Each bit field [9:0] of these sixteen registers holds the actual count for the generation of the hold off interval in the relevant pulse generator.

- GEN HOLD COUNTO: hold off interval setting for generator 1
- **GEN_HOLD_COUNT1**: hold off interval setting for generator 2
- **GEN_HOLD_COUNT2**: hold off interval setting for generator 3
- GEN_HOLD_COUNT3: hold off interval setting for generator 4
- **GEN_HOLD_COUNT4**: hold off interval setting for generator 5
- GEN_HOLD_COUNT5: hold off interval setting for generator 6
- GEN HOLD COUNT6: hold off interval setting for generator 7
- GEN HOLD COUNT7: hold off interval setting for generator 8
- GEN HOLD COUNT8: hold off interval setting for generator 9
- **GEN_HOLD_COUNT9**: hold off interval setting for generator 10
- GEN_HOLD_COUNT10: hold off interval setting for generator 11
- **GEN_HOLD_COUNT11**: hold off interval setting for generator 12
- GEN_HOLD_COUNT12: hold off interval setting for generator 13
- **GEN_HOLD_COUNT13**: hold off interval setting for generator 14
- **GEN_HOLD_COUNT14**: hold off interval setting for generator 15
- **GEN_HOLD_COUNT15**: hold off interval setting for generator 16

Allowed values are in the range from 0 (default value) to 1023 (maximum value). Avoid operation with non-allowed values.



According to the time base selected in register **GEN_HOLD_BASE**[x] and the count set in **GEN_HOLD_COUNT**[x], the hold off interval may be calculated using the following formula:

HoldOff[x] [\mu s] = value(GEN_HOLD_BASE[x]) * value(GEN_HOLD_COUNT[x])

The hold off interval may range from 0 µs to 1,023,000 µs with variable absolute resolution.

Bit fields [15:10] of these registers are unused. When writing these bits, they must be set to zero.

14.2.49. Registers GEN_EDGE_SEL[0-15]

Each bit field [1:0] of these sixteen registers holds the trigger edge selector for the relative pulse generator.

- GEN_EDGE_SEL0: trigger edge selector for generator 1
- GEN_EDGE_SEL1: trigger edge selector for generator 2
- **GEN_EDGE_SEL2**: trigger edge selector for generator 3
- GEN_EDGE_SEL3: trigger edge selector for generator 4
- GEN EDGE SEL4: trigger edge selector for generator 5
- **GEN_EDGE_SEL5**: trigger edge selector for generator 6
- **GEN_EDGE_SEL6**: trigger edge selector for generator 7
- **GEN_EDGE_SEL7**: trigger edge selector for generator 8
- GEN EDGE SEL8: trigger edge selector for generator 9
- GEN EDGE SEL9: trigger edge selector for generator 10
- GEN_EDGE_SEL10: trigger edge selector for generator 11
- **GEN_EDGE_SEL11**: trigger edge selector for generator 12
- **GEN_EDGE_SEL12**: trigger edge selector for generator 13
- GEN_EDGE_SEL13: trigger edge selector for generator 14
- **GEN EDGE SEL14**: trigger edge selector for generator 15
- **GEN_EDGE_SEL15**: trigger edge selector for generator 16

Allowed values are in the range from 0 to 2 and are listed below. Avoid operation with non-listed values.

- When 0x0 the generator is triggered by a rising edge
- When 0x1 the generator is triggered by a falling edge
- When 0x2 the generator is triggered by both a rising and a falling edge

Bit fields [15:2] of these registers are unused. When writing these bits, they must be set to zero.

14.2.50. Registers POLARITY_SEL[0-7]

Bit 0 of these eight registers holds the polarity selector for the relative trigger input.

- POLARITY_SEL0: polarity selector for trigger input TR1
- POLARITY_SEL1: polarity selector for trigger input TR2
- POLARITY_SEL2: polarity selector for trigger input TR3
- POLARITY_SEL3: polarity selector for trigger input TR4



- POLARITY_SEL4: polarity selector for trigger input TR5
- POLARITY_SEL5: polarity selector for trigger input TR6
- POLARITY SEL6: polarity selector for trigger input TR7
- POLARITY_SEL7: polarity selector for trigger input TR8

Allowed values are in the range from 0 to 1 and are listed below. Avoid operation with non-listed values.

- When 0x0 polarity is normal (default value)
- When 0x1 polarity is inverted

Bit fields [15:1] of these registers are unused. When writing these bits, they must be set to zero.

14.2.51. Registers DRIVE TIME[0-7]

The controller is capable of measuring the actual driving time for the eight light outputs.

- DRIVE TIME0: driving time for light output LD1
- DRIVE_TIME1: driving time for light output LD2
- **DRIVE_TIME2**: driving time for light output LD3
- **DRIVE_TIME3**: driving time for light output LD4
- **DRIVE_TIME4**: driving time for light output LD5
- **DRIVE_TIME5**: driving time for light output LD6
- **DRIVE_TIME6**: driving time for light output LD7
- **DRIVE TIME7**: driving time for light output LD8

These registers contain the measured driving times, expressed as unsigned sixteen bits integers, with a resolution of 1 ms. Given a register value, the corresponding actual driving time for a light output can be calculated as follows:

DrivingTime[x] [ms] = value(**DRIVING TIME**[x]) * 1.0

These registers are updated as long as the outputs are activated. The registers stop being updated when the outputs turn off. Maximum measured value is 65535 ms, for longer driving times 65535 ms is always returned. The values are computed in software, therefore they are approximate and subject to fluctuation. These registers are read only.

14.2.52. Registers CUR RED DELAY[0-7]

The controller includes a current reduction feature that allows the automatic decrease of the current in the light outputs when they are continuously driven for a time longer than a specified, programmed amount.

Each of these eight registers defines the delay time for the activation of the current reduction feature for the relevant light output.

- CUR_RED_DELAY0: current reduction delay setting for light output LD1
- CUR_RED_DELAY1: current reduction delay setting for light output LD2
- CUR_RED_DELAY2: current reduction delay setting for light output LD3
- CUR RED DELAY3: current reduction delay setting for light output LD4
- CUR RED DELAY4: current reduction delay setting for light output LD5



- CUR RED DELAY5: current reduction delay setting for light output LD6
- CUR RED DELAY6: current reduction delay setting for light output LD7
- CUR RED DELAY7: current reduction delay setting for light output LD8

Allowed values are in the range from zero to 60000 and are expressed in ms, so the current reduction delay can range from zero up to 60000 ms. A value of zero (factory default) disables the feature.

14.2.53. Registers CUR_RED_VALUE[0-7]

The controller includes a current reduction feature that allows the automatic decrease of the current in the light outputs when they are continuously driven for a time longer than a specified, programmed amount.

Each of these eight registers defines the reduced current, in terms of percentage of the programmed regular current, for the relevant light output.

- CUR_RED_VALUE0: reduced current setting for light output LD1
- CUR_RED_VALUE1: reduced current setting for light output LD2
- CUR_RED_VALUE2: reduced current setting for light output LD3
- CUR_RED_VALUE3: reduced current setting for light output LD4
- CUR_RED_VALUE4: reduced current setting for light output LD5
- CUR RED VALUE5: reduced current setting for light output LD6
- CUR_RED_VALUE6: reduced current setting for light output LD7
- CUR_RED_VALUE7: reduced current setting for light output LD8

Allowed values are in the range from zero to 100 and are expressed in units of percentage, therefore the reduced current can vary from zero up to the programmed regular current. A value of zero (factory default) selects a reduced current of zero, effectively turning off the light output after the current reduction delay has expired.

14.2.54. Register SOFTWARE_TRIGGER

Bit field [3:0] of this register contains four bits that can be used to issue up to four independent and direct software triggers to the controller internal timing logic. The meaning of the bits is as follows:

- Bit 0 issues software trigger SW1 when set to 1
- Bit 1 issues software trigger SW2 when set to 1
- Bit 2 issues software trigger SW3 when set to 1
- Bit 3 issues software trigger SW4 when set to 1

Multiple software triggers can be issued at once by setting the relevant bits in the same Modbus write of this register. The controller architecture guarantees that the software triggers are propagated in parallel with the same latency. This register is self-clearing: any bits set to 1 are automatically reset back to zero when the software trigger has been processed.

Bit field [15:4] of this register is unused. When writing these bits, they must be set to zero.

14.2.55. Registers CAL_XXX

These registers contain several calibration constants for current generation, current measurement and voltage measurement.

Factory values can be overridden but the saving of the new values in non-volatile memory is not



allowed unless valid unlock codes are entered in registers CAL_UNLOCK_CODE0 and CAL_UNLOCK_CODE1.

14.2.56. Registers CAL_UNLOCK_CODE[0-1]

These registers contain unlock codes to allow saving in non-volatile memory of the various calibration constants used for current generation, current measurement and voltage measurement.

14.2.57. Register BOARD_COMMAND

This register is used to execute special actions. Allowed values are listed below. Avoid operation with non-listed values.

- When 0 no action to perform
- When 1 register file is read from non-volatile memory (current contents will be overridden)
- When 2 register file is written to non-volatile memory (current contents will not be affected)
- When 3 the controller is rebooted

Changes to the register file are saved in non-volatile memory only when a specific command is issued to the controller using this register. The register is automatically set back to zero after the requested action has been completed.

14.3. Operation with a web browser

The controller has an Ethernet interface that allows it to be easily configured using a web browser.

The default configuration uses the static IP address 192.168.0.32. It is possible to change this factory configuration using either the serial RS485 interface with Modbus/RTU or the Ethernet interface with Modbus/TCP, Modbus/UDP or the web pages. The factory settings can be restored using the INIT button (see chapter 11 for a description of the INIT button functionalities).

For more information about the Modbus/RTU, Modbus/TCP and Modbus/UDP protocols and the Modbus register file please refer to <u>chapter 14.1</u> and <u>chapter 14.2</u>.

To access the web pages of the controller it is necessary to connect the controller to a PC using a standard Ethernet cable and to configure the PC to operate in the same local network used for the controller. The web interface can then easily be accessed by entering the controller IP address in the browser (factory IP address is 192.168.0.32). Microsoft Edge, Google Chrome and Mozilla Firefox are all supported web browsers. Other web clients have not been tested.

The following paragraphs detail the web interface of the controller.

14.3.1. Main page and navigation menu


Once the web browser is successfully connected to the controller, the main web page of the controller will be displayed (see the image in *Figure 12: the Main web page*).




Main page	Setup synch inputs TR1-TR8		
Setup pulse generators GN1-GN4	Setup pulse generators GN5-GN8		
Setup pulse generators GN9-GN12	Setup pulse generators GN13-GN16		
Setup light outputs LD1-LD4	Setup light outputs LD5-LD8		
Setup synch outputs SH1-SH4	Setup synch outputs SH5-SH8		
General setup	Advanced setup		

Main page

Version information



Current state



Refresh

Figure 12: the Main web page

The top part of the main web page contains the navigation menu that is used to access all the other pages necessary to configure and manage the controller. The navigation menu is always visible and



accessible at the top of every page.

From the navigation menu, it is possible to switch to the following pages:

- Main page
- Setup synch inputs TR1-TR8
- Setup pulse generators GN1-GN4
- Setup pulse generators GN5-GN8
- Setup pulse generators GN9-GN12
- Setup pulse generators GN13-GN16
- Setup light outputs LD1-LD4
- Setup light outputs LD5-LD8
- Setup synch outputs SH1-SH4
- Setup synch outputs SH5-SH8
- General setup
- Advanced setup

In the bottom part of the main page, the following information is collected:

- Version information:
 - o **Device type**: model of the controller
 - Bootloader firmware version: version of the MCU bootloader firmware
 - o **MCU firmware version**: version of the MCU application firmware
 - o FPGA firmware version: version of the FPGA firmware
 - Board version: version of the hardware board

Current state:

- o **Board temperature 1**: average temperature of LD1 and LD2 power stages
- Board temperature 2: average temperature of LD3 and LD4 power stages
- Board temperature 3: average temperature of LD5 and LD6 power stages
- o **Board temperature 4**: average temperature of LD7 and LD8 power stages
- Remote temperature: temperature measured by the remote sensor, if present
- Supply voltage: actual supply voltage of the controller
- Measured current LD1: measured current on light output LD1
- Measured current LD2: measured current on light output LD2
- Measured current LD3: measured current on light output LD3
- Measured current LD4: measured current on light output LD4
- Measured current LD5: measured current on light output LD5
- Measured current LD6: measured current on light output LD6
- Measured current LD7: measured current on light output LD7
- Measured current LD8: measured current on light output LD8
- Measured voltage LD1: measured voltage on light output LD1



- Measured voltage LD2: measured voltage on light output LD2
- Measured voltage LD3: measured voltage on light output LD3
- Measured voltage LD4: measured voltage on light output LD4
- o Measured voltage LD5: measured voltage on light output LD5
- Measured voltage LD6: measured voltage on light output LD6
- Measured voltage LD7: measured voltage on light output LD7
- Measured voltage LD8: measured voltage on light output LD8

If the remote temperature sensor is not connected, the indication N/A, standing for Not Available, is displayed in the web page.

Light currents and voltages are measured continuously when the outputs are active. Light currents and voltages stop being updated when the outputs turn off. If a measurement is not available, the indication N/A, standing for Not Available, is displayed in the web page.

14.3.2. Setup synch inputs TR1-TR8

This page allows to inspect and change all the settings related to the eight synchronization inputs. The **Setup synch inputs TR1-TR8** page is shown in the image of *Figure 13: the Setup synch inputs TR1-TR8 web page.*



Synch inputs TR1-TR8




Figure 13: the **Setup synch inputs TR1-TR8** web page

Each synchronization input has a programmable polarity control. The available selections are:

- Normal: polarity is active high (default value)
- Inverted: polarity is active low

Each synchronization input has a digital filter that can be set independently. Each of the eight filters can be enabled or disabled. If enabled, it can be set to one of six predefined time constants. The available selections are:

Off: the filter is disabled (pass through) (default value)



- 10 μs: the filter is enabled with a 10 μs time constant
- 20 μs: the filter is enabled with a 20 μs time constant
- 50 μs: the filter is enabled with a 50 μs time constant
- 100 µs: the filter is enabled with a 100 µs time constant
- 200 μs: the filter is enabled with a 200 μs time constant
- 500 µs: the filter is enabled with a 500 µs time constant

14.3.3. Setup pulse generators GN1-GN4

This page allows to inspect and change all the settings related to the pulse generators from 1 to 4. The **Setup pulse generators GN1-GN4** page is shown in the image of *Figure 14: the Setup pulse generators GN1-GN4 web page.*






Figure 14: the Setup pulse generators GN1-GN4 web page

Each pulse generator can be set independently. Each pulse generator is triggered by a selectable source and can have a different pulse delay, pulse width and hold off interval.

- Source selects the trigger for the generator. It can be chosen between Off (default), Input TR1, Input TR2, Input TR3, Input TR4, Input TR5, Input TR6, Input TR7, Input TR8, Oscillator, Software SW1, Software SW2, Software SW3 and Software SW4. When set to Off the generator is disabled. When set to Oscillator the internal free running oscillator is used as the trigger
- Edge selects the triggering edge for the generator. It can be chosen between Rising



(default), **Falling** and **Both**. With the latter selection the generator is triggered by both the rising and falling edges

- **Pulse delay** is the delay of the generated pulse with respect to the triggering source. The pulse delay may range from 0 µs to 1,023,000 µs with variable resolution
- **Pulse width** is the time duration of the generated pulse. The pulse width may range from 1 µs to 1,023,000 µs with variable resolution
- **Holdoff time** is the minimum time, after a pulse has been generated, that the relevant generator waits before possibly producing a new pulse. The hold off interval may range from 0 µs to 1,023,000 µs with variable resolution

Settings Pulse delay, Pulse width and Holdoff time are expressed in µs.

14.3.4. Setup pulse generators GN5-GN8

This page allows to inspect and change all the settings related to the pulse generators from 5 to 8. Please refer to the description of page **Setup pulse generators GN1-GN4** in <u>chapter 14.3.3</u> for more information

14.3.5. Setup pulse generators GN9-GN12

This page allows to inspect and change all the settings related to the pulse generators from 9 to 12. Please refer to the description of page **Setup pulse generators GN1-GN4** in <u>chapter 14.3.3</u> for more information.

14.3.6. Setup pulse generators GN13-GN16

This page allows to inspect and change all the settings related to the pulse generators from 13 to 16. Please refer to the description of page **Setup pulse generators GN1-GN4** in <u>chapter 14.3.3</u> for more information.

14.3.7. Setup light outputs LD1-LD4

This page allows to inspect and change all the settings related to the light outputs from 1 to 4. The **Setup light outputs LD1-LD4** page is shown in the image of *Figure 15: the* **Setup light outputs LD1-LD4** web page.






Figure 15: the Setup light outputs LD1-LD4 web page

Each light output can be set independently. Each light output can have a specific activation source, a specific output current and independent maximum turn-on and minimum turn-off parameters. Moreover, the protection against excessive turn-on time and protection against insufficient turn-off time can be independently enabled or disabled for each light output.

- Source selects the activation source for the light output. It can be chosen between Off (default), Generator GN1, Generator GN2, Generator GN3, Generator GN4, Generator GN5, Generator GN6, Generator GN7, Generator GN8, Generator GN9, Generator GN10, Generator GN11, Generator GN12, Generator GN13, Generator GN14, Generator GN15, Generator GN16, Input TR1, Input TR2, Input TR3, Input TR4, Input TR5, Input TR6, Input TR7, Input TR8 and Continuous. When set to Off the light output is disabled. When set to Continuous the light output is always active
- Current range selects the current range for the light output. It can be chosen between Automatic range selection (default), Low range (from zero up to 200 mA), Mid range (from



zero up to 4 A) and **High** range (from zero up to 20 A)

- **Current value** is the required output current expressed in A. According with the current range selected, the output current may range from zero up to 20 A. Upon entering the required current, the controller will adjust it to the closest achievable value
- Ton check enables or disables (default) the protection against excessive turn-on time
- **Ton max** is the maximum turn-on time for the connected light, expressed in ms. The maximum turn-on time may range from 1 ms to 255 ms with a resolution of 1 ms
- Toff check enables or disables (default) the protection against insufficient turn-off time
- **Toff min** is the minimum turn-off time for the connected light, expressed in ms. The minimum turn-off time may range from 1 ms to 255 ms with a resolution of 1 ms

Each light output driver includes a current reduction circuit that allows the automatic decrease of the current in the light in case it is continuously driven for a time longer than a specified, programmed amount. Settings **Current reduction delay** and **Final current value** control this feature.

- Current reduction delay is the delay time for the activation of the current reduction feature. Allowed values are in the range from zero to 60000 and are expressed in ms, so the current reduction delay can range from zero up to 60000 ms. A value of zero (factory default) disables the feature
- **Final current value** is the reduced current, in terms of percentage of the programmed regular current, for the light output. Allowed values are in the range from zero to 100 and are expressed in units of percentage, therefore the reduced current can vary from zero up to the programmed regular current. A value of zero (factory default) selects a reduced current of zero, effectively turning off the light output after the current reduction delay has expired

Settings Ton max, Toff min and Current reduction delay are expressed in ms.

14.3.8. Setup light outputs LD5-LD8

This page allows to inspect and change all the settings related to the light outputs from 5 to 8. Please refer to the description of page **Setup light outputs LD1-LD4** in <u>chapter 14.3.7</u> for more information.

14.3.9. Setup synch outputs SH1-SH4

This page allows to inspect and change all the settings related to the synchronization outputs from 1 to 4. The **Setup synch outputs SH1-SH4** page is shown in the image of *Figure 16: the Setup synch outputs SH1-SH4* web page.






Figure 16: the **Setup synch outputs SH1-SH4** web page

Each synchronization output can be set independently. Each one can have a different activation source chosen between Off (default), Generator GN1, Generator GN2, Generator GN3, Generator GN4, Generator GN5, Generator GN6, Generator GN7, Generator GN8, Generator GN9, Generator GN10, Generator GN11, Generator GN12, Generator GN13, Generator GN14, Generator GN15, Generator GN16, Input TR1, Input TR2, Input TR3, Input TR4, Input TR5, Input TR6, Input TR7, Input TR8 and Continuous. When set to Off the synchronization output is disabled. When set to Continuous the synchronization output is always active.



14.3.10. Setup synch outputs SH5-SH8

This page allows to inspect and change all the settings related to the synchronization outputs from 5 to 8. Please refer to the description of page **Setup synch outputs SH1-SH4** in <u>chapter 14.3.9</u> for more information.

14.3.11. General setup

This page allows to inspect and change the password for the controller, the Ethernet interface parameters, the serial RS485 settings and the internal oscillator parameters. The **General setup** page is shown in the image of *Figure 17: the General setup web page*.



General setup

Enter unlock password




Figure 17: the **General setup** web page

A password can be used to deny the modification of the settings to unauthorized personnel. In case the password is set, it must be entered in the **Current password** field. If the entered password matches the saved password, the settings can be changed. In case the entered password does not match the saved password, the settings are displayed but they cannot be changed. The password can be modified in page **Advanced Setup** (see <a href="https://changed.ncbi.nlm.ncbi.n

Maximum length for the password is eight characters. The password is cleared when the settings are reset to the factory settings using the INIT button (see <a href="https://characters.com/characters.co



The fields under **Ethernet interface** collect all the settings related to the Ethernet interface. It is possible to enable the use of a DHCP server, to change the IP address, the subnet mask, etc.

- MAC address is the unique MAC address of the Ethernet interface
- **Host name** is the name given to the controller
- **DHCP mode** enables or disables the use of a DHCP server
- IP address is the IP address assigned to the controller
- Subnet mask is the subnet mask
- Gateway address is the default gateway address
- **Primary DNS** is the address of the primary (preferred) DNS
- Secondary DNS is the address of the secondary (alternate) DNS
- Modbus address is the Modbus address to be used for the Modbus/TCP and Modbus/UDP protocols
- **Modbus/TCP port** is the TCP port used for the Modbus/TCP protocol
- Modbus/UDP port is the UDP port used for the Modbus/UDP protocol

The fields under **RS485** interface collect all the settings related to the serial RS485 interface.

- Modbus address is the Modbus address to be used
- Line speed selects the speed to be used for the communication
- Line parity selects the parity to be used for the communication

Note the current firmware supports only 9600 bits per second and even parity.

The fields under **Internal oscillator** collect all the settings related to the internal oscillator.

• **Oscillator period** is the oscillator period in ms. Allowed values are in the range from 10 (corresponding to 100 Hz) up to 1000 (corresponding to 1 Hz)

14.3.12. Advanced setup

This page allows to set and modify the password used to protect the settings and to inspect or change the Modbus register file. The **Advanced setup** page is shown in the image of *Figure 18: the* **Advanced setup** web page.



Advanced setup

Change unlock password

Current password:				
New password:				
Repeat password:				
Apply				
Read Modbus register				
Address: 0 Value: 8				
Read				
Write Modbus register				
Address: 0				
Value: 0				
Write				

Figure 18: the **Advanced setup** web page

The fields under **Change unlock password** can be used to set or modify the password employed to protect the settings of the controller from unauthorized modify.

- Current password is the current password (leave blank if there is not current password)
- New password is the new password to be used
- Repeat password is the new password to be used, repeated for safety



Maximum length for the password is eight characters. The password is cleared when the settings are reset to the factory settings using the INIT button (see <u>chapter 11</u> for a description of the INIT button functionalities).

The fields under **Read Modbus register** can be used to read the Modbus register file.

- Address is the address of the register to be read (decimal number)
- Value reports the contents of the register specified by the address (decimal number)

The fields under Write Modbus register can be used to write the Modbus register file.

- **Address** is the address of the register to be written (decimal number)
- Value contains the value that has to be written to the register specified by the address (decimal number)

Please refer to chapter 14.2 for a comprehensive list of the Modbus registers available.

15. Operation with Fablmage

FabImage Studio is a data-flow programming integrated development environment for machine vision applications. It provides a number of features and includes Modbus/TCP connectivity capabilities. The implementation of the Modbus protocol in FabImage Studio is complete, but for the use with this controller only a subset of functions, called filters, are necessary.

15.1. Filter selection

The filters are available in the top-left panel named **Toolbox** in the graphical interface. In this panel, under the **Program I/O** category, the **Modbus TCP I/O** group is available. See the following figure for reference.






Figure 19. The **Program I/O** group of filters in FabImage

There are several Modbus TCP filters available. In order to see all of them and select those needed, drag and drop the **Modbus TCP I/O** icon to the central panel of the integrated development environment. A window called **Choose Filter Variant** prompting for the desired filter variant will open up.

The following figure shows the upper part of the window, where all the filters for reading data through Modbus are collected.






Figure 20. Selection of the Modbus TCP filter variant (top part)

The following figure shows the lower part of the window, where all the filters for writing data through Modbus are collected.






Figure 21. Selection of the Modbus TCP filter variant (bottom part)

In order to select one of the filter variants, click over it and then click on the **Insert** button in the lower right corner of the window. It is also possible to double-click on the desired variant. The filters useful for communicating with the controller are circled in red in the two previous pictures.

15.2. Designing a simple program for reading a register

With the explained procedure, build the data-flow code shown in the following figure.




Figure 22. Example of data-flow code for reading a register



The connection between the **outSocket** output of filter **ModbusTCP_Connect** and the two **inSocket** inputs of filters **ModbusTCP_Read:MultipleIntegerRegisters?** and **ModbusTCP_Close** are made by drag and drop from the output to the inputs. Clicking on one filter instance will cause the filter property inspector to open on the bottom left panel of the user interface.

Configure the **ModbusTCP_Connect** filter as shown in the following figure.



Figure 23. Configuration of ModbusTCP Connect filter

Configure the ModbusTCP Read:MultipleIntegerRegisters? filter as shown in the following figure.




Figure 24. Configuration of ModbusTCP Read:MultipleIntegerRegisters? filter

The Modbus register at address 0 contains the device type as an unsigned 16-bit number. Changing the values of parameters **inStartingAddress** and **inCount** will allow the reading of different registers. Please refer to the Modbus register table of the controller for a list of all the registers available, the read and write capabilities of each one and the relevant allowed values.

After the read has completed ensure to close the connection with the controller using the **ModbusTCP_Close?** filter.

15.3. Designing a simple program for writing a register

With the explained procedure, build the data-flow code shown in the following figure.






Figure 25. Example of data-flow code for writing a register

The connection between the **outSocket** output of filter **ModbusTCP_Connect** and the two **inSocket** inputs of filters **ModbusTCP_Write:SingleRegister?** and **ModbusTCP_Close** are made by drag and drop from the output to the inputs. Clicking on one filter instance will cause the filter property inspector to open on the bottom left panel of the user interface.

Configure the **ModbusTCP_Connect** filter as shown in the following figure.



Figure 26. Configuration of ModbusTCP Connect filter

Configure the ModbusTCP_Write:SingleRegister? filter as shown in the following figure.



Figure 27. Configuration of ModbusTCP Write:SingleRegister? filter

The Modbus register at address 0 contains the device type as an unsigned 16-bit number. This register is defined as read only and any attempt to modify it will have no effect. Changing the values of parameters **inRegisterAddress** and **inValue** will allow the writing of different registers. Please refer to the Modbus register table of the controller for a list of all the registers available, the read and write capabilities of each one and the relevant allowed values.

Note that is possible to swap the **ModbusTCP_Write:SingleRegister?** filter with the **ModbusTCP_Write:MultipleIntegerRegisters?** filter. The latter one will allow the writing of multiple



Modbus registers located at sequential addresses.

After the write has completed ensure to close the connection with the controller using the **ModbusTCP_Close?** filter.

16. Electromagnetic compatibility

This product conforms to CENELEC EN 61326-1:2013 class A requirements for electromagnetic interference (EMI) suppression. EN 61326-1:2013 is equivalent to international standard IEC 61326-1, Ed. 2.0 (2012-07).

17. Firmware update procedure

The controller firmware can be updated using the serial RS485 interface and a specific PC application named **LTDVE firmware updater**.

The first step is to connect the controller to be updated to the PC on which the LTDVE firmware updater application will be run. If the PC does not have a native serial RS485 interface, a RS485-USB adapter like the ADPT001 may be used. On the controller end, the serial RS485 interface is available on the D+, D- and GND terminals of the male D-shell connector P6. Data signal D+ is pin 37, data signal D- is pin 18 and the reference ground GND is pin 19.

The image in *Figure 28: connection of RS485-USB adapter to the controller* shows the RS485-USB adapter connected to the controller using a temporary female D-shell connector.



Figure 28: connection of RS485-USB adapter to the controller



The image in *Figure 29: main window of LTDVE firmware updater* application presents the main window of the PC application.




Figure 29: main window of LTDVE firmware updater application

It is necessary to specify the communication port on the PC the controller is connected to. In the image **COM5** has been selected as the communication port. The baud rate is fixed at the maximum speed of 460,800 bits per second as indicated in the main window.

Inside the controller there are two programmable components, a MCU (Micro Controller Unit) and a FPGA (Field Programmable Gate Array), that must be updated at the same time. Failure to comply with this requirement can lead to controller malfunction. The two small buttons at the window right side are used to locate the relevant programming files in the PC file system.

To update the FPGA firmware it is necessary to specify a couple of files, named the FPGA Algo file and the FPGA Data file. After pressing the **Load FPGA files** button the modal dialog of *Figure 30:* dialog used to locate the FPGA Algo firmware file will be displayed, asking to specify the FPGA Algo file.






Figure 30: dialog used to locate the FPGA Algo firmware file

After the FPGA Algo file has been specified, the relative modal dialog is closed. The new modal dialog of *Figure 31: dialog used to locate the FPGA Data firmware file* will then be displayed, asking to specify the FPGA Data file.






Figure 31: dialog used to locate the FPGA Data firmware file

After the FPGA Data file has been specified, the relative modal dialog is closed. The couple of FPGA firmware files will then be loaded from the PC disk to the PC RAM. The text box at the bottom of the main window will then be updated with some information regarding the loading process (see image in Figure 32: main window after the FPGA firmware files have been loaded).






Figure 32: main window after the FPGA firmware files have been loaded

To update the MCU firmware it is necessary to specify a single file, named the MCU file. After pressing the **Load MCU file** button the modal dialog of *Figure 33: dialog used to locate the MCU firmware file* will be displayed, asking to specify the MCU file.






Figure 33: dialog used to locate the MCU firmware file

After the MCU file has been specified, the relative modal dialog is closed. The single MCU firmware file will then be loaded from the PC disk to the PC RAM. The text box at the bottom of the main window will then be updated with some information regarding the loading process (see image in Figure 34: main window after the MCU firmware file has been loaded).

The **Update** button at the right side of the main window becomes active after all the three files have been loaded from the PC disk to the PC RAM.






Figure 34: main window after the MCU firmware file has been loaded

At this point the PC application is ready to connect to the controller and transfer all the new firmware data. Now the controller must be switched off, if already powered, and then powered up with the INIT button held pressed for just a second. In this way the controller will enter a special state when, for ten seconds, will wait for new firmware data from the serial RS485 interface.

The firmware update sequence is then started by pressing the **Update** button. The PC application connects to the controller and starts the data transfer and programming. The progress bar in the middle of the main window keeps updating to show the advancement of the process. The text box at the bottom of the main window is updated with more information regarding the updating process.

The first data transferred to the controller is the MCU firmware (see image in *Figure 35: MCU firmware update sequence*).






Figure 35: MCU firmware update sequence

Next, the FPGA Data firmware is transferred (see image in *Figure 36: FPGA Data firmware update sequence*).




Figure 36: FPGA Data firmware update sequence

Last, the FPGA Algo firmware is transferred (see image in *Figure 37: FPGA Algo firmware update sequence*).






Figure 37: FPGA Algo firmware update sequence

The FPGA is programmed just after both the FPGA Data and the FPGA Algo files have been transferred (see image in *Figure 38: main window after FPGA programming*).




Figure 38: main window after FPGA programming

The information in *Figure 39: main window after successful firmware update* is displayed when the update process is successfully finished.






Figure 39: main window after successful firmware update

The whole update process takes about two minutes to complete. In the unlikely event of failure it is advisable to repeat the process from the very beginning.

18. Optional version with improved cooling

The LTDVE8CH-20-HS-01-FC is an alternative version of the LTDVE8CH-20 controller. The only difference compared to the LTDVE8CH-20 is a fan applied to the side of the heat sink to better dissipate the generated heat. The LTDVE8CH-20-HS-01-FC controller is shown in *Figure 40: picture of LTDVE8CH-20-HS-01-FC*.



Figure 40: picture of LTDVE8CH-20-HS-01-FC



The fan is powered with two wires. Fan pinout is defined in *Table 18: pinout of fan*.

Wire	Colour	Description	Wire size
1	Red	Positive power supply	AWG 28
2	Blue	Negative power supply	AWG 28

Table 18: pinout of fan

The power supply for the fan is 24 V DC. The maximum current is 300 mA, for a maximum power consumption of 7 W. Fan power supply can be derived from the controller power supply if they have the same value.



EUROPE

Opto Engineering Europe Headquarters

Circonvallazione Sud, 15 46100 Mantova, IT

phone: +39 0376 699111

eu@opto-e.com

Opto Engineering

Germany

Marktplatz 3

82031 Grünwald

phone: +49 (0)89 693 9671-0

de@opto-e.com

Opto Engineering

Russia

official partner

ViTec Co., Ltd, Fontanka emb., 170

Saint-Petersburg, 198035, RU

phone: +7 812 5754591

info@vitec.ru

UNITED STATES

Opto Engineering

USA

11321 Richmond Ave

Suite M-105, Houston, TX 77082

phone: +1 832 2129391

us@opto-e.com

ASIA WWW.OPTO-E.COM

Opto Engineering

China

Room 1903-1904, No.885, Renmin RD

Huangpu District 200010

Shanghai, China

phone: +86 21 61356711

cn@opto-e.com

Opto Engineering

Japan

official partner
Optart Corporation

4-54-5 Kameido Koto-ku Tokyo, 136-0071 Japan

phone: +81 3 56285116

jp@opto-e.com

Opto Engineering

Korea

official partner

Far Island Corporation Ltd.

Seoil Building #703, 353 Sapyeong-daero,

Seocho-gu, Seoul, Korea 06542

phone: +82 70 767 86098

phone: +82 10 396 86098

kr@opto-e.com